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Abstract
Amorphous oxide semiconductors (AOSs) including amorphous InGaZnO (a-IGZO) are
expected to be used as the thin-film semiconducting materials for TFTs in the next-generation
ultra-high definition (UHD) active-matrix flat-panel displays (AM-FPDs). a-IGZO TFTs
satisfy almost all the requirements for organic light-emitting-diode displays (OLEDs), large
and fast liquid crystal displays (LCDs) as well as three-dimensional (3D) displays, which
cannot be satisfied using conventional amorphous silicon (a-Si) or polysilicon (poly-Si)
TFTs. In particular, a-IGZO TFTs satisfy two significant requirements of the backplane
technology: high field-effect mobility and large-area uniformity.
In this work, a robust process for fabrication of bottom-gate and top-gate a-IGZO TFTs
is presented. An analytical drain current model for a-IGZO TFTs is proposed and its valida-
tion is demonstrated through experimental results. The instability mechanisms in a-IGZO
TFTs under high current stress is investigated through low-frequency noise measurements.
For the first time, the effect of engineered glass surface on the performance and reliability
of bottom-gate a-IGZO TFTs is reported.
The effect of source and drain metal contacts on electrical properties of a-IGZO TFTs
including their effective channel lengths is studied. In particular, a-IGZO TFTs with
Molybdenum versus Titanium source and drain electrodes are investigated. Finally, the
potential of aluminum substrates for use in flexible display applications is demonstrated by
fabrication of high performance a-IGZO TFTs on aluminum substrates and investigation of
their stability under high current electrical stress as well as tensile and compressive strain.
1
Chapter 1
Introduction
1.1 Active matrix backplane technologies
Active matrix flat panel display (AMFPD) has been one of the most prominent areas of
research and development over the last two decades. Historically, the active matrix liquid
crystal displays (AMLCDs) have attracted the most attention as a primary human inter-
face for electronic devices, replacing the Cathode Ray Tube (CRT) displays. Currently,
active matrix organic light emitting diode (AMOLED) displays are also being pursued as
an alternative to AMLCDs.
Thin-film transistor (TFT) development was initially driven by AMLCD technology. In
AMLCDs, the pixel driving circuit is relatively simple. This is because LCDs are voltage-
driven devices. As presented in Figure 1.1, the pixel driving circuit consist of a switching
TFT and a storage capacitor. To select a pixel, a voltage, Vselect , is applied to the gate
of the switching TFT and turns it on. As a result, the current flows from the data line
through the switching TFT and is stored in the storage capacitor, Cstorage, till the voltage
of the capacitor reaches the applied voltage signal of Vdata. During the deselect period
(when switching TFT is OFF), the storage capacitor retains its voltage and drives the liquid
crystal cell. Since the TFT ON time is relatively small, there is minimal stress on the TFT.
Besides, as the current flow within the TFT is low, this driving scheme does not require the
TFT to have a high current capability [2].
2
Cstorage
Vselect
Switching
TFT
Vdata
LC
Driving
TFT
OLED
Switching
TFT
Cstorage
Vselect
Vdata Vpower
(b)(a)
Figure 1.1: Basic driving circuitry of (a) an LCD and (b) an OLED pixel
As mentioned earlier, LCDs are voltage-driven. Therefore, only one capacitor is needed
to store the voltage between two scans (frames). In contrast, OLEDs are current-driven and
therefore need permeant current to emit light. This makes the design and fabrication of
AMOLEDs more challenging with respect to AMLCDs. The simplest AMOLED pixel
design requires the incorporation of two transistors (one for selecting and one for driving)
and one capacitor (2T1C) as shown in Figure 1.1(b). In addition, a power line also needs to
be implemented in order to transfer the current to the OLED. When a pixel is selected by
applying the Vselect signal to the gate of the switching TFT, the storage capacitor, Cstorage,
is charged to the Vdata level. The stored charge in the capacitor is then transformed to a
current that drives the OLED through the driving TFT. The amount of the current depends
on the amplitude of the Vdata.
In this drive scheme, the switching TFT is ON only during the selecting period when
the capacitor is being charged. Therefore, the key requirement on the switching transistor
is to have a low leakage so to preserve the charge in the storage capacitor. On the other
hand, the driving TFT should be able to output large current levels and also be ON during
the whole frame time when the current flows through it into the OLED. Consequently, a
vey stable TFT with high current capability is required for the driving TFT. Besides, as the
3
Table 1.1: Active matrix parameters for LCDs and OLEDs [2]
Active matrix
parameters
LCD OLED
Driving principle Voltage Current
Number of TFTs per
pixel
1 ≥ 2
Aperture ratio ≈ 70% ≈ 30% (bottom-emission)
≈ 70% (top-emission)
Yield High lower
OLED resistance during operation changes over time, it is usually preferred that the driving
TFT operates in its saturation regime so to keep the current level constant irrespective of
the OLED resistance [2].
It should be noted that the additional TFT (the drive TFT) and also the power line
incorporated in the OLED pixel design significantly reduce the aperture ratio (useful pixel
area/total pixel area) to ≈ 30%. One way to improve the aperture ratio is to adopt a top-
emission structure at the cost of a higher manufacturing complexity [2]. In general, the
production yield of AMOLEDs is generally lower than their AMLCD counterparts due to
their complex pixel design (actual designs of OLED pixels incorporate four or more TFTs
per pixel in order to compensate the non-uniformity issues) [2]. Table 1.1 compares the
active matrix characteristics for LCDs and OLEDs.
Table 1.2 compares display characteristics of AMOLCDs and AMOLEDs. As dis-
played, there are many advantages associated with AMOLEDs such as thinness, light
weight, wide viewing angle, good color gamut (the entire range of colors available on
the display), fast response time, high contrast ratio (ratio of the luminance of the brightest
color to that of the darkest color that the display is capable of producing), capability of
operating at very low temperatures, and low power consumptions at typical video contents
[1, 2]. On the other hand, it is challenging to fabricate large-size AMOLEDs. Short life
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time of AMOLEDs is also another disadvantage although it is improving. The manufac-
turing cost of AMOLEDs is also considered to be high due to the low yield associated
with non-uniformity issues and complex design structure. More details and explanation of
challenges and material requirements for AMLCD and AMOLED backplane technologies
is discussed in the following sections.
1.2 Overview of current status and shortcomings of a-Si:H
and poly-Si backplane technology
AMLCDs are conventionally driven by hydrogenated amorphous Si (a-Si:H) TFTs [4, 5].
In an AMLCD backplane, an array of a-Si:H TFT pixel electrode circuits are usually re-
sponsible for driving liquid crystal cell pixels. Because each a-Si:H TFT pixel electrode
circuit drives a single liquid crystal cell pixel, a significant reduction in the pixel crosstalk
and also a high resolution is achievable [6]. Nevertheless, as the results of the growing
need for realizing large area displays for home entertainment and other digital broadcast-
ing applications, scientists and engineers in AMLCD technology are intensely investigating
new materials and processes to fabricate TFT backplanes on very large substrates. Table
1.5 tabulates the evolution of the AMLCD substrate sizes through the past three decades.
In this regard, a-Si:H thin-films deposited by plasma enhanced chemical vapor deposition
(PECVD) have proved to keep up to the trend of the substrate size scaling (currently Gen-
10 technology) [6, 7]. However, the typical PECVD a-Si:H TFT has a very low field effect
mobility of 1 ≤ cm2 ·V−1 · s−1 which is insufficient for other requirements of advanced
AMLCD displays [4–7].
For instance, to suppress the display motion blur effect in QFHD resolutions (38402160
pixels), high-frequency display driving circuits (120-240Hz and higher) are necessary [8].
Conventional a-Si:H TFT backplanes does not work well in such frame rates as the low
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Table 1.2: Display characteristics of AMLCD and AMOLED (adapted from sources: Dis-
playSearch data [1] and Handbook of Visual Display Technology [2])
AMLCD AMOLED
Thickness/weight Thicker (best in 0.8 mm);
heavier
Thinner (best in 0.05 mm);
lighter
Diagonal size Larger (largest demo is ∼ 100
inches)
Small/medium sizes (largest
demo is ∼ 40 inches)
Viewing angle Narrower (depends on the
liquid crystal type)
Up to 180◦
Color gamut Falls at low gray levels High at all gray levels
Color reproduction Good(gamut changes with
viewing angle)
Better (gamut independent of
viewing angle)
Resolution Higher (best is 498 dpi) Lower (best is 308 dpi)
Response time Slower (milliseconds) Faster (nanoseconds, no
motion blur, good for 3D)
Contrast ratio Lower Higher
Sunlight readability OK if transflective Better than transmissive LCD
but worse than transflective
LCD
Operating
temperature
Smaller range (lowest
∼−10◦C)
Bigger range (lowest
∼−40◦C)
Power consumption Higher at typical video
content
Lower at typical video
content when ∼ 30% of
pixels are ON
Lifetime Much longer (∼ 50K hour) Shorter (∼5K to 30K hour);
improving
Production cost Cheaper than AMOLED Expensive; low yield and
complex structure
6
Table 1.3: Evolution of the AMLCD substrate size
Generation Substrate size
(L ×W, cm)
Year introduced
1 30 × 40 1990
2 37 × 47 1993
3 55 × 65 1995
3.5 60 × 72 1995
4 68 × 88 2000
4.5 73 × 92 2000
5 110 × 130 2002
5.5 130 × 150 2002
6 150 × 180 2003
7 187 × 220 2004
7.5 195 × 225 2005
8 220 × 250 2006
10 288 × 313 2009
mobility of a-Si:H TFT restricts the high frequency response of the backplane. Therefore,
to keep up to the requirements of the ever evolving display products, such as those used
in UHD TVs having a high resolution of 4096×2160 pixels, or 3-D displays operating at
frame rates higher than 120 Hz and having display sizes larger than 70 inches, a higher
electrical performance than that of a-Si TFTs is required.
As mentioned earlier, AMOLEDs as emissive displays are another important area in
AMFPD industry. In an AMOLED backplane, the organic light emitting diode (OLED) is
directly integrated with the TFT pixel electrode circuit. This approach eliminates the need
for backlight and a high range of brightness at the pixel level can be achieved. Compared
to the liquid crystals in AMLCDs, organic materials in AMOLEDs are also more power-
efficient, capable of providing wider viewing angle, and easier to manufacture (so more
cost-efficient) [9]. Table 1.4 summarizes the major challenges and material requirements
[5] for AMLCD and AMOLED technologies.
Despite all these attractive properties, AMOLEDs pose more stringent requirement on
the TFT backplane. For instance, OLED requires large amount of current to produce light.
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Table 1.4: Major challenges and material requirements for AMLCD and AMOLED back-
plane technologies [6]
Application Technology requirements Properties of enabling semiconductors
AMLCD
Large area Uniform amorphous phase
High aperture ratio Visible light transparency / High mobility
Fast response High mobility
AMOLED
High current driving capability High mobility
High stability Low defect
This is unlike the liquid crystal which only requires an external electrical field to change
its field [6]. Therefore, considering a-Si:H TFT has a low mobility, it may be incapable
of driving a large area AMOLED. Another concern is the long-term electrical instability
of a-Si:H TFT as it may constantly undergo high gate and drain biases. The disordered
silicon network in the a-Si:H film has many weak Si-Si or Si-H bonds, which could be
broken under high current flow. Besides, charge can easily be trapped at the a-Si:H-Si3N3
(semiconductor-dielectric) interface. These issues cause the threshold voltage of the a-Si:H
TFT shifts upon application of the bias stress [9]. As a result, more complex pixel electrode
circuit design is required to compensate for the a-Si:H TFT instability.
Polycrystalline silicon (Poly-Si) TFTs have well-known advantages over a-Si:H. Poly-
Si is a form of silicon which consists of many small crystalline grains oriented randomly
with respect to one another. A silicon thin-film can be deposited in a polycrystalline state,
or it can be deposited as an amorphous film and further treated to transform it into poly-
crystalline material. The crystalline quality of the polysilicon grains greatly depends on the
preparation method. A high quality polysilicon grain may contain only a small number of
defects. However, there are a large number of defects at the boundaries between the grains.
Therefore, larger grains are generally preferable, as the average defect density is lower [9].
When the grain crystalline quality is high and the grain size is close to the TFT channel
length, the poly-Si TFT performance may approach that of single crystal silicon [9].
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Compared to amorphous silicon, polysilicon offers significantly higher electron and
hole mobility. The high electron mobility combined with relatively high hole mobility
enables the fabrication of high performance integrated CMOS drivers which lowers the
overall cost and enhances the reliability of the display backplane. Besides, high carrier
mobility enables the TFT dimensions to shrink allowing for higher aperture ratio, increased
brightness and/or reduced power consumption. Higher mobility also leads to a higher on-
current for the pixel driving TFTs. As a result, both the sensitivity to RC delay time and
the pixel charging time reduces [10].
Aside from a high electron mobility which can easily exceed 100 cm2.V−1.s−1, poly-
Si TFTs also demonstrate excellent stability [11]. It is also possible to fabricate poly-Si
devices on glass substrates utilizing the excimer laser annealing process (such technology
is called low-temperature poly-Si (LTPS)) [12]. However, one of the main drawbacks of
poly-Si TFTs is the non-uniformity of electrical characteristics due to grain boundaries
(short-range non-uniformity) and inhomogeneous laser crystallization over a large area
(long-range non-uniformity). This has reduced the substrate area used for poly-Si TFT
technology (currently Gen-6) to about 4 generations behind that of a-Si:H TFT [7].
Therefore, the LTPS technology is not considered suitable for use in the backplane of
large AMOLED TVs because of its poor spatial distribution of electrical characteristics
originating from non-uniformity in the grain sizes in the poly-Si film. It should be noted
that this problem of the LTPS technology necessitates compensation circuits to be used even
for small-size AMOLED displays, of below 5 inches, in order to obtain a uniform image
quality. Furthermore, processes such as excimer-laser annealing [12], metal seeding [13],
or solid-phase crystallization [14] add more complexity and costs to the process [6]. For
these reasons, new thin film semiconductor materials for display applications are desired.
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1.3 Overview of ionic amorphous oxide semiconductors
A rapidly growing need for materials with high conductivity and also visible light trans-
parency in diverse display applications led to the introduction of ionic amorphous oxide
semiconductors (IAOS). Visible light transparency in oxide systems is associated with their
large band gab. Oxide systems possess a wide band gap due to their low energy of O 2p
orbitals constituting the valence band maximum in their electronic structure [15]. The other
requirement for the desired oxide system is to have a controllable high electrical conduc-
tivity. Electrical conductivity is a product of carrier concentration and mobility. Therefore,
since the mobility is proportional to the width of the conduction band, it requires the wide-
gap oxide system to have a large overlap between its relevant orbitals in order to demon-
strate a high conductivity [15]. In 1996, it was proposed that metal oxides composing heavy
metal cations with an electronic configuration of (n-1) d10ns0 can satisfy this requirement
[15]. Figure 1.2 presents the candidates proposed as heavy metal cations on the periodic
table [15].
In 2004, Hosono group introduced a new class of IAOS based on ternary oxide system
of InGaZnO (indium gallium zinc oxide, IGZO) and demonstrated that high-performance
transistors (FE 8.3 cm2.V−1.s−1) can be fabricated using the a-IGZO thin film deposited
even at room temperature [16].
Hosonos work created significant worldwide interest for a-IGZO in high end AMLCD
and AMOLED displays, because of its potential for high mobility (10-50 cm2.V−1.s−1),
good uniformity of the TFT parameters over large areas, and good scalability to large sub-
strate sizes. Currently, oxide semiconductor materials including a-IGZO are considered
promising alternatives to a-Si and Poly-Si as they offer better stability than a-Si and at the
same time, better uniformity than LTPS [17–24]. Table 1.5 compares the current a-IGZO
technology with a-Si:H and poly-Si technologies.
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Figure 1.2: Possible candidates for heavy metal cations
Table 1.5: Properties of a-IGZO, a-Si:H and poly-Si TFT technologies
TFT Properties a-IGZO a-Si:H Poly-Si
Mobility (cm2.V−1.s−1) 10 ∼ 50 < 1 50 ∼ 400
Device type NMOS NMOS CMOS
Large area uniformity Good Good Poor
Leakage current (A) 10−13 ∼ 10−12 ∼ 10−12
Manufacturing cost Low Low High
Long term TFT reliability High (forecast) Low High
Yield High high Medium
Process temperature (◦ C) RT to 350◦ C ∼ 300◦ C ∼ 600◦ C
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It should be noted that long before the introduction of a-IGZO, a mono-oxide semi-
conductor, ZnO, had being used as the active layer in the TFT channel [17]. In general,
ZnO thin-film is deposited by Pulse Laser Deposition (PLD) [25], RF magnetron sputter-
ing [26], or Atomic Layer Deposition (ALD) [27] and TFTs with mobility as high as 50
cm2.V−1.s−1 can be achieved However, due to polycrystalline nature of ZnO, the electrical
performance of ZnO TFTs over large areas are adversely affected by the grain boundaries
of the ZnO thin-film resulting in non-uniformity and instability issues [6].
a-IGZO, on the other hand, has a uniform amorphous phase. This is due to the incorpo-
ration of multiple oxides (In2O3 and Ga2O3) into the oxide film which enhances its glass
phase formation [28]. The amorphous state of a-IGZO is thermally stable up to ∼ 500◦C
[17]. a-IGZO can be deposited by several methods including PLD [29], and RF/DC mag-
netron sputtering [30]. Besides, because of its unique electronic structure, a-IGZO is in-
sensitive to bond angle variance. This is unlike covalent bond semiconductors such as
silicon which have highly directional sp3 bonding. When covalent semiconductors are in
an amorphous phase, sp3 bonds may distorted causing many dangling or strained bonds.
These defects manifest as localized trap states, located between the conduction band edge
and about 0.2 eV below, and reduce the mobility [9].
Unlike covalent semiconductors, electrons in a-IGZO system conduct through metal
ions ns orbitals. Because ns orbitals are symmetric, the conduction path and the carrier
mobility is preserved even in the amorphous phase. Nevertheless, as mentioned earlier,
a sufficiently large overlap between ns orbitals is essential to ensure a high mobility in
the amorphous phase. For this reason, heavy post transition metal cations such as In3+
with electronic configuration of (n-1) d10ns0 (n≥ 5) are adopted in a-IGZO semiconductor.
Studies actually showed that the hall mobility of a-IGZO is mainly dependent on its fraction
of In2O3 content confirming the role of In3+ (as the cation with the largest ionic radius, n=5)
in the electron conduction of the IGZO system [6, 16, 24]. Figure 1.3 presents the schematic
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Figure 1.3: Schematic orbital drawing for the carrier transport in crystalline and amorphous
semiconductors (adopted from [6, 16])
orbital drawings for the carrier transport paths (conduction band bottom) in crystalline and
amorphous semiconductors.
Unlike ZnO TFTs, a-IGZO TFTs also exhibit a very low off-current (IOFF of ∼ 1013
or lower). This is due to the capability of IGZO system to control the carrier concentration
[6]. In general, carrier generation in IAOS happens through oxygen vacancies. An oxy-
gen vacancy, VO, acts as a shallow donor producing two free electrons in the conduction
band [31]. Under un-optimized deposition conditions, ZnO thin-films show a high carrier
concentration. On the other hand, Ga+3 ions in IGZO system help preserving the carrier
concentration at a very low level because Ga-O bonds are stronger than Zn-O and In-O
bonds [16]. So, it is not surprising that it is shown that under the same deposition condi-
tion, a-IGZO can possess five order of magnitude lower carrier concentration with respect
to a-IZO [32]. Finally, another important aspect of a-IGZO as a wide-band gap semicon-
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ductor is its transparency to visible light (over 90%) [6, 16]. Considering that a-Si:H exhibit
a low visible light transmittance of ∼30% at best, a-IGZO opens up new applications in
transparent electronics or see-through displays [33]. The pixel aperture ratio of the displays
can also be improved since light can directly transmit through a-IGZO TFT.
In conclusion, a-IGZO TFTs exhibit unique physical properties with improved electri-
cal performance with respect to its conventional counterparts. However, despite the sig-
nificant merits that a-IGZO TFTs offer, for the application of a-IGZO TFTs to the AM
backplanes, there are still some outstanding issues related to the device electrical perfor-
mance which remain to be solved [34, 35]. Some of these essential issues include im-
proving the electrical performance (such as achieving higher mobility and better stability
upon bias stress), and investigating the influence of the substrate, structure, passivation, and
source/drain electrodes. The aim of this work is to address some of these issues in order to
advance the science and technology of metal oxide TFTs.
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1.4 Dissertation Organization
This dissertation begins with a discussion on a-IGZO TFT fabrication and characteristics
in Chapter 2. In specific, differences and similarities between a TFT and a MOSFET,
TFT substrate choices, TFT main structures including bottom-gate staggered and top-gate
self-aligned structures, TFT operation, and TFT characterization methods is discussed. An
analytical drain current model for a-IGZO TFTs is proposed in Chapter 3 and its valida-
tion is demonstrated through experimental results. Chapter 4 begins with an overview of
low-frequency noise sources in electronic devices. It is then followed by a discussion on
high current stress induced instability mechanisms in a-IGZO TFTs through low-frequency
noise measurements. Chapter 5 discusses the effect of glass substrate treatments on the
performance and reliability of a-IGZO TFTs. Chapter 6 presents the effect of source-drain
contact materials on a-IGZO TFT performance. In particular, the electrical properties of
fabricated bottom-gate a-IGZO TFTs with a modified etch-stop structure is presented and
it is shown that the channel-length and channel-thickness dependency observed in the TFT
electrical properties can be originated from the TFT source-drain contacts. Chapter 7 dis-
cusses the potential of engineered aluminum substrates for use in display technology by
demonstrating the performance of a-IGZO TFTs and circuits fabricated on engineered con-
formable aluminum substrates. The electrical stability of a-IGZO TFTs under high current
bias stress and also their mechanical stability under tensile and compressive strains is also
discussed. Chapter 8 concludes this dissertation work. Future research directions are also
recommended.
15
Chapter 2
Fabrication and characterization of a-IGZO TFTs
2.1 TFT versus MOSFET
TFT is a three-terminal field-effect device. In a TFT, a semiconductor is placed between
two electrodes called source and drain. An insulating layer is also transversally inserted
between the semiconductor and a third electrode (gate). The current in the semiconductor
flowing between the source and drain can be modulated by applying a voltage to the gate.
In other words, the current modulation is based upon the capacitive injection of carriers in
the semiconductor forming a channel near the semiconductor/insulator interface.
Figure 2.1 illustrates the typical structures of a MOSFET and a TFT. In general, a TFT
and a MOSFET (another field-effect device) are very similar in terms of the composing
layers and also operation. However, they have also important differences as follows [17]:
1. The substrate of a TFT is an insulating material (usually glass), where as the substrate
of a MOSFET is the semiconductor itself. In other words, in a MOSFET, the silicon
wafer (single-crystalline silicon) act both as the substrate and the semiconductor.
2. Maximum temperature which can be used in the fabrication of a TFT is limited to
parameters such as the softening point of the TFT substrate (normally ∼ 600-650◦C
for the glass substrates). On the other hand, the processing temperature of a MOSFET
can easily exceed 1000◦C.
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Figure 2.1: (a) TFT vs. (b) MOSFET structure
3. A MOSFET has p-n junctions at the source and drain regions, while a TFT may
not. Consequently, source and drain contacts in a TFT are injecting contacts to the
channel, rather than ohmic contacts to a p-n junction as in a MOSFET
4. In terms of the current-conduction mechanism, in a TFT an accumulation layer is
created through capacitive injection of carriers. This accumulation layer establishes
the drain current in the TFT. On the other hand, in a MOSFET an inversion layer
is created which electrically bridges the source and the drain, giving rise to a drain
current.
2.2 TFT substrate
The resistance to corrosion and chemical attack, thermal budget, thermal expansion coeffi-
cient, cost of the material, and ease of mechanical handling are some of the most important
qualifying factors that need to be met for a substrate to be considered suitable for use in a
defined TFT processing technology.
Depending on the application, different kinds of substrate materials such as silicon,
glass, paper, polymers, metal foils, etc. have been used in the TFT fabrication. Among
the rigid materials, silicon and glass based substrates are the most commonly used. Silicon
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wafers have been specifically popular for their use in single crystal silicon integrated circuit
fabrication. Their availability, compatibility with the TFT processing, smooth surface, and
uniform surface profile also makes them suitable for use in laboratory and research exper-
iments. Nevertheless, glass substrates prevail their silicon counterparts as they, aside from
availability, compatibility with the TFT processing, and smooth surface, are transparent
and also very cost-efficient. In particular, transparency is a big plus since the display tech-
nology, the main application of the TFT technology, mainly involves the use of transparent
substrates in order to manufacture transmissive displays.
In addition to being transparent, glass also functions as an excellent barrier. That is
why most OLED and LCD displays as well as other lighting panels are build utilizing glass
substrate. In case of OLED, although it can be fabricated using LCD glass, there is also
glass products specific to OLEDs. Corning, for example, has a glass type called Lotus
Glass that is specifically designed for use in the OLED market [36].
Among other transparent glass materials, Quartz (crystalline silica) has an extremely
small thermal expansion coefficient, excellent dimensional stability and excellent chemical
durability, and therefore is a suitable substrate for poly-Si TFT AMLCDs. Nevertheless,
the relatively high cost of Quartz limits its use to only small-sized displays [37].
Nowadays, flexible substrates have gained a lot of attention because of their use in novel
electronic applications such as flexible AMLCDs, AMOLEDs and E-papers. Flexible sub-
strates also enable roll-to-roll manufacturing process similar to rolling photolithographic
printing process, which considerably increase the throughput of the semiconductor manu-
facturing process. The most common substrate materials for realizing monolithic flexible
circuits, where all components are fabricated within the same process sequence on the sub-
strate material, are thin glass, polymer, and metal foil.
Despite the aforementioned merits that glass offer, it is rigid, relatively thick, heavy,
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and fragile. That is why several companies are developing thin glasses that are flexible so
they can be used in flexible products. For example, Corning announced a flexible Willow
glass in June 2012. This is an ultra-slim (50 µm and 100 µm) flexible glass that can
support backplanes and color filters in both LCD and OLED panels. Willow glass can
withstand temperatures up to 500 C and can be used in roll-to-roll production processes
[36]. Although such thin sheets of glass can be flexed or bent to conform to many shapes or
surfaces, glass substrates are brittle which considerably limit their use in flexible electronic
applications.
Polymer substrates are one of the major contenders in the flexible electronics market.
However, one of the main concerns regarding the polymer substrates is their low thermal
budget. Thermal and dimensional stability enables a film to withstand high temperature de-
position processes for the barrier and dielectric layers. It also ensures precision registration
of different layers in the final device. Polymer substrates undergo an undesirable change
in dimension at Tg (glass transition temperature) due to molecular relaxation events and
also relaxation of residual strain within the film structure. Some polymer substrates such
as polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and poly-carbonate
have Tg ≤ 150◦C. Such low thermal budget prevents critical processing steps such as for-
mation of high-quality dielectric and passivation layers and also post-annealing treatments.
Some other polymer substrates such as polymide (PI) have a relatively high Tg of about
350◦ [3]. However, such substrates considered cost-prohibitive in some applications. Major
polymers (used as substrate) and their properties are listed in Table 2.1.
Despite the low thermal budget, there have been considerable efforts to demonstrate
flexible electronics including displays on polymer substrates. That is because polymer sub-
strates can be shatterproof, flexible, transparent, and very thin. The first attempt was made
in late 1960s to realize CuSu/CdSu photovoltaic cell on polymer [38, 39]. In early 1980s,
Penz made the first attempt to fabricate an LCD on flexible polymer [40]. Since then, both
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Table 2.1: Properties of major polymer films used as substrate [3]
polymer PET PEN PC PI
CTE (ppm / ◦C) 15 13 60-70 30-60
Visible light transmission (%) >85 0.85 >90 Yellow
Water absorption (%) 0.14 0.14 0.4 1.8
Young’s modulus (Gpa) 5.3 6.1 1.7 2.5
Tensile strength (Mpa) 225 275 NA 231
research laboratories and companies heavily investigated in this area and made significant
progress throughout the years. Recently, LG demonstrated a 12.3” FHD flexible OLED on
plastic substrate for automotive applications. Both Samsung and LG Display also started
producing flexible OLEDs on plastic (PI) substrates in late 2013 [36]. However, producing
an OLED on a plastic substrate is challenging, as high temperature processes are required.
To overcome this issue, Samsung and LG are both currently producing the backplane on a
glass substrate that is later delaminated, a process which is slow and expensive [36].
There are two possible methods of improving the performance of TFTs on polymer
substrates. One approach is to increase the processing temperature and adopt polymer
substrates that can withstand such temperature levels. The other approach is to fabricate
TFTs on glass substrates and then transfer the TFT arrays to polymer substrates. The
latter has the benefit that it allows for the use of low temperature polymer substrates as
demonstrated by several research groups [41, 42]. However, the relative cost is higher
because of the wasted glass substrates and also additional transfer processes and thus is
doubtful that this method can be adopted for mass production.
Metal foils such as aluminum and stainless steel are considered great alternatives to
polymer substrates for large area flexible electronic systems. In addition to their availabil-
ity and low cost, certain metal foils, such as stainless steel alloys, can withstand a very high
thermal budget thus enabling processing temperatures as high as 1000◦ C. In contrast to
polymers, metal foils have also minimal absorption of water and oxygen. They also have
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Table 2.2: Comparison of metal foils versus polymers as substrate for flexible electronic
applications
Substrate Material Metal Foil Polymer
Dimensional stability Good Poor
Surface morphology Rough
(requires planarization
and passivation layers)
Smoother
(requires passive layer
only)
Temperature budget > 900◦C ∼ 350◦C (max)
Moisture Penetration None Needs control
Transparency to visible light No Yes
Chemical compatibility Good Poor
Deformation after fabrication No Yes
Dimensional stability Good Poor
Thermal conductivity
(W/m◦C)
16 0.1 ∼ 0.2
high resistance to corrosion and chemical attack. They also possess excellent heat dissi-
pation capability. However, it is essential to minimize possible contamination diffusion
and ensure CTE (Coefficient of Thermal Expansion) compatibility between the metal foils
used as flexible substrates and the device layers formed on them. Furthermore, the surface
roughness of metal foils, similar to majority of other materials used as flexible substrates,
needs to be controlled in order to reduce shorts and improve the overall yield and lifetime
of the system. Compatibility of metal foils with high temperature processes such as high
quality dielectric formation and thermal annealing ensures the successful development of
high performance flexible electronic systems. Table 2.2 compares the properties of metal
foils versus polymers as the substrate materials for flexible electronics.
Metal foils were initially used in development of solar cells [38, 39]. Flexible solar
cells were built incorporating aluminum, molybdenum, and titanium foils [43]. Due to
excellent heat dissipation capability of metal foils, they also were utilized in printed circuits
fabrication. In 1979, a transistor on a porcelain-steel substrate was demonstrated [44].
Later, Wagner group at Princeton demonstrated the first a-Si TFT on a steel foil [45]. A
poly-Si TFT device on steel foil with field effect mobility exceeding 100 cm2V−1S−1 was
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(a) (b) (c)
Figure 2.2: Photograph of a-IGZO TFTs fabricated at Lehigh University Display Research
Laboratory on (a) silicon, (b) glass, and (c) and aluminum substrates.
reported in late 1990s [46]. Our group at Lehigh University was the first to successfully
demonstrate the first AMPLED display on metal foil substrate in 2005 [47].
Metal foils, due to opaqueness, are not suitable for use in transmissive or transflective
displays. However, they have the potential to be utilized for development of emissive and
reflective displays which do not require transparent substrates. Aside from enabling flexible
displays, there are also many other applications in the field of flexible electronics that are
very suitable for the use of metal substrates, such as radio frequency tags for identification
purposes.
Although metal foils can withstand very high processing temperatures, extra care during
the fabrication process is required in order to ensure the compatibility of the whole thin-
film system. For instance, the relative large CTE of the metal foils may limit the maximum
processing temperature used in TFT manufacturing. Moreover, it is crucial to effectively
engineer the metal substrates so that their surface roughness is minimized or to planarize
their surface. Optimized wafer cleaning process is also required to minimize the damage
to the metal foils and subsequent contamination diffusion from their surface to the active
layer of the TFTs. In this work, a-IGZO TFTs were fabricated on oxidized silicon, glass,
and also conformal aluminum substrates for different purposes (Figure 2.2).
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Figure 2.3: Typical device structures used to fabricate amorphous oxide semiconductor
TFTs. (a) is the top-gate and (b), (c) are the bottom-gate configurations. The bottom-gate
TFTs are further classified into the back channel etch (b) and the etch stopper (c)
2.3 TFT Structure
Figure 2.3 presents the typical TFT structures. A TFT structure can be simply specified by
the stacking order of its layers such as the gate, oxide semiconductor, and source/drain elec-
trodes. Generally, the TFTs are classified into two main categories of top gate vs. bottom
gate structures depending on whether the gate electrode is on top or below the semiconduc-
tor material. A further classification includes staggered vs coplanar structures, depending
if the source and drain metal electrodes are on the same side of the semiconductor or on the
opposite side edges of it. Each of these structures presents both advantages and disadvan-
tages.
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The top-gate structure was studied in the early stage of oxide semiconductor research
because of its ease of fabrication involving as few as two patterning mask steps [48]. Cur-
rently, the top-gate structures are studied in order to enhance the device performance by
reducing the parasitic capacitance and the photosensitivity with respect to light emanating
from the upper OLED [49]. One important advantage of this structure is that the upper gate
insulator and gate electrode may act as a passivation (protection layer) for the underlying
IGZO layer.
The staggered bottom-gate configuration, or inverted-staggered structure has been widely
used for the fabrication of a-Si:H TFTs. As a-Si:H is light sensitive, the usage of this con-
figuration is advantageous for the application of these TFTs in LCDs, since the metal gate
electrode shields the semiconductor material from the effect of the back-light present on
these displays. However, this structure suffers from several disadvantages. First, since the
back channel surface is exposed to the atmosphere, the TFT characteristics are affected
by the environment. Secondly, the back channel surface may be damaged by subsequent
source/drain patterning also referred as the back channel etch process. To overcome these
problems, either an etch-stopper or an appropriate passivation can be incorporated. This
further classifies the TFTs with inverted-staggered structure into the etch-stopper (ES) type
and the back-channel-etch (BCE) type devices illustrated in Figure 2.3. Both of these
structures have been widely used in the mass production of a-Si:H TFTs and are also being
employed for the fabrication of amorphous oxide semiconductor TFTs.
As mentioned earlier, the inverted-staggered TFTs may strongly be affected by the at-
mosphere due to the exposure of the back channel layer. To overcome this problem, an in-
sulating film is often deposited on top of the semiconductor layer in the inverted-staggered
structures. Studies have showed that passivated BCE TFTs are superior in stability than
the TFTs without a protective layer [50]. However, a protective layer cannot eliminate the
permanent degradation in the TFT characteristics occurring during the back channel etch
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processes. Therefore, it is essential to protect the back channel area during top source-drain
formation.
The ES structure involves a protective layer on top of the active layer prior to form-
ing the source and drain electrodes. This can allow for more accurate etching of the
source/drain electrodes, without damaging the semiconductor surface. The conventional
ES structure is free from back channel damage; however, it requires an extra patterning
mask. The ES structure shows characteristics superior to the BCE structure, especially un-
der bias stress [51]. Since the etch stopper layer does not completely isolate the underlying
semiconductor from external contamination such as moisture diffusion, the application of
a passivation top layer is as important in the ES structure as in the BCE structure. As for
the passivation top layer, studies show that incorporating SiNx passivation achieves higher
mobility [52]. Nevertheless, SiO2 passivation is considered more advantageous in terms
of preventing device degradation, as it is well known that hydrogen may diffuse from the
SiNx passivation layer into the active layer and causes severe device degradation upon bias
stress [52].
Throughout the scope of this dissertation work, all three above-mentioned TFT struc-
tures are used. Among the mentioned TFT structures, the BCE structure is the easiest to
fabricate. It also prevents most of the processing induced variations. For these reasons, this
structure was investigated in some sections of the chapter 6 and chapter 7. However, most
parts of this dissertation work use the ES structure since it is very similar to the structure
used in the actual display. IGZO TFTs having a top-gate structure are also fabricated and
their performance and stability are compared with the IGZO TFTs with ES structure. In
the following sections, the detail of fabrication steps for each structure is presented.
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2.3.1 Bottom-gate staggered a-IGZO TFT
Figure 2.4 presents the process flow for fabrication of the bottom-gate staggered a-IGZO
TFTs used in this work. We adopted a modified bottom-gate etch-stopper structure with
source/drain contact windows for fabricating IGZO TFTs. In this TFT structure, the IGZO
layer and the etch stopper are deposited sequentially using RF-magnetron sputtering with-
out breaking the vacuum. As a result, the damage to the back channel is minimized while
the total number of the masks required for the TFT fabrication remains the same with re-
spect to the IGZO TFTs with the conventional etch-stopper structure described before.
In general, the fabrication of bottom-gate a-IGZO TFTs having modified etch stop
structure involves the following steps. The metal gate electrodes are formed by first de-
positing and patterning a suitable metal such as molybdenum. A SiO2 layer is then de-
posited by PECVD to serve as the gate dielectric. A RF sputtered IGZO thin film forms
the active layer of the TFTs. IGZO deposition is done at 150 W from a 150 mm target in
an argon/oxygen ambient at a deposition pressure of 6 mtorr. Subsequently, a SiO2 film is
deposited to serve as the first passivation layer which protects the surface of the underlying
IGZO film during subsequent processing steps. The SiO2 and IGZO layers are patterned
by dry and wet etching processes, respectively. Then, a second SiO2 passivation layer is
deposited in order to protect the edges of the IGZO film and provide additional protection
on its top surface. Afterwards, two different patterning and dry etching steps are performed
in order to form the contact windows on top of the source and drain regions as well as to
open the gate pads. Finally, the source and drain electrodes are patterned through a lift-
off process. The device fabrication is then completed by a thermal annealing in nitrogen
ambient. TFTs having a variety of geometries in terms of channel length and width are
fabricated on each glass wafer. Several variations of the above process flow are explored
in order to realize the structures that are described in different chapters of this dissertation
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Figure 2.4: Process flow for making bottom-gate a-IGZO TFTs with etch-stop structure:
(a) gate electrode definition, (b) gate dielectric deposition, (c) definition of the active layer
and the etch-stop, (d) deposition of the passivation layer, and (e) patterning the source/drain
contacts and definition of the source/drain electrodes by lift-off
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Figure 2.5: Process flow for making top-gate a-IGZO TFTs: (a) active layer definition,
(b) definition of the gate dielectric and the gate electrode, (c) deposition of the passiva-
tion layer, and (d) patterning the source/drain contacts and definition of the source/drain
electrodes by lift-off
work.
2.3.2 Top-gate self-aligned a-IGZO TFT
Figure 2.5 illustrates the process flow for fabrication of a-IGZO TFTs with the top-gate self-
aligned structure used in this work. First, a layer of RF sputtered IGZO as the active layer is
deposited and etched by diluted HCL. Then, a PECVD SiO2 layer as dielectric is deposited
and patterned. The deposition conditions for active and dielectric layers are similar to those
described in Section 2.3.1. After depositing and patterning the metal gate electrode, a SiO2
passivation later is deposited. After that, source and drain contact windows are patterned
by dry etching SiO2 passivation layer. Finally, a double layer of Mo/AlNd is deposited and
patterned by lift off to serve as the source and drain electrodes.
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2.4 Review of FET device
2.4.1 MIS transistor model and operation
In this section, a simplified long-channel MOSFET model, called the conductivity modu-
lation model [53, 54], is discussed to better illustrate the operation of a TFT. The following
assumptions are considered [55–57]:
1. The GCA (gradual channel approximation): the change in the electric field along the
channel is much weaker than that normal to the channel (or equivalently L >> tox).
2. The charge-sheet model: the channel thickness is infinitesimally small (tox ∼ 0).
Practically speaking, it assumes there is no potential drop across the channel (no
pinch-off at the drain side).
3. Depletion approximation: no carriers exist inside the depletion region and also no
charge exists outside the depletion region.
The following derivation mostly follows Sah [53] and Sedra [54]. The semiconductor is
considered p-type and the source terminal is assumed to be grounded. Figure 2.6 illustrates
the cross-sectional view of a long-channel MOSFET. We also assume that VGS >Vth form-
ing a channel. Also, VDS <VGS−Vth so that the channel is in the triode region. Considering
that in this operation region, the dominant current mechanism is drift, the current density
along the x-axis is given as:
J(x,y,z) =−qµeff n(x,y,z)Ex(x,y,z) (2.1)
where q is the elementary charge, µeff is the effective mobility in the channel which is
smaller than that in the bulk because of additional scattering mechanisms that occur in
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Figure 2.6: A cross-sectional view of a long-channel MOSFET
the channel close to semiconductor-oxide interface, n is the electron density, and Ex is the
electric field along the channel.
Assuming the channel width is much larger than the channel length (negligible fringing
field effect), all functions can be considered to be independent of the channel width. So the
Equation (2.1) is simplifies to the following:
J(x,z) =−qµeff n(x,z)Ex(x,z) (2.2)
By integrating the current density over the cross section of the channel, the following is
obtained:
ID =
∫ W
0
∫ tch
0
J(x,z)dzdy =Wµeff
∫ tch
0
qn(x,z)Ex(x,z)dz (2.3)
Applying the charge-sheet model, we can assume that the electric field is uniform along
z-axis because of its infinitesimal thickness. Thereby, electric filed can be assumed to be
independent of z direction and thus:
ID ≈−Wµn
∫ tch
0
qn(x,z)Ex(x)dz =−Wµeff Ex(x)
∫ tch
0
qn(x,z)dz (2.4)
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The integration term in Equation (2.4) represents the total charge in the channel and it can
be obtained as the following:
∫ tch
0
qn(x,z)dz≈COX(VGS−Vth−V (x)) (2.5)
Electric field at point x along the channel can be expressed as:
Ex(x) =−dV (x)dx (2.6)
Substituting Equations (2.6) and (2.5) and into Equation (2.4):
ID =Wµeff
dV (x)
dx
COX(VGS−Vth−V (x)) (2.7)
By integrating along the channel:
∫ L
0
IDdx =
∫ L
0
Wµeff
dV (x)
dx
COX(VGS−Vth−V (x))dx
=Wµeff
dV (x)
dx
COX
∫ L
0
(VGS−Vth−V (x))dx
(2.8)
so,
LID =WµeffCOX
(
(VGS−Vth)(VD−VS)− 12(V
2
D−V 2S )
)
(2.9)
Considering VS = 0,
ID =
WµeffCOX
L
(
(VGS−Vth)VD− 12V
2
D
)
(2.10)
This is the drain current model for long-channel MOSFET when VDS <VGS−Vth (pre-
saturation condition). During saturation, VDS = VGS−Vth, so by substituting in Equation
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(2.10), the drain current equation in the saturation region can be obtained as follows:
ID =
WµeffCOX
2L
(VGS−Vth)2 (2.11)
2.4.2 Parameter extraction using the transconduction method
The field effect mobility is determined from transconductance [58]. MOSFET transcon-
ductance is defined by:
gm =
δ ID
δVGS
|VDS = constant (2.12)
Also, at low drain current, the drain current can be approximated as following:
ID ≈ WµeffCOXL (VGS−Vth)VDS (2.13)
The transconductance therefore is taken to be:
gm =
WµeffCOX
L
VDS (2.14)
When this expression is solved for the mobility, it is known as the field-effect mobility and
given by:
µF.E. =
Lgm
WCOXVDS
(2.15)
The field-effect mobility defined by Equation (2.15) is generally lower that the effective
mobility due to the neglect of the electric field dependence of the mobility in the derivation
of Equation (2.13) [59]. Vth can also be determined using the linear extrapolation of the
IDS−VGS plot (at low VDS).
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2.4.3 Parameter extraction using the Y-function method
The Y-function parameter extraction technique is conventionally used for Si and SOI MOS-
FETs [60, 61]. In this method, the effective mobility in strong inversion is defined as:
µeff =
µ0
1+θ(VGS−Vth) (2.16)
where µ0 is the low-field mobility and θ is the mobility degradation factor at increasing
vertical field.
The Y-function can also be rewritten as:
Y =
IDS√
gm
=
√
W
L
COXVDSµ0(VGS−Vth) (2.17)
The low-field mobility is extracted from the slope of the Y-function, whereas the intercept
point with x-axis yields the threshold voltage.
2.5 TFT Characterization
Typically from each substrate used in this work, a total of 41 dies (Figure 2.7) are char-
acterized at room temperature under dark condition using an HP 4145A semiconductor
parameter analyzer and an automated probe station (Figure 2.8). Figure 2.9 shows a top-
view picture of a fabricated bottom-gate a-IGZO TFT. Figure 2.10 to Figure 2.14 show the
I-V characteristics of a fabricated bottom-gate a-IGZO TFT with a length of 16 µm and a
width of 10 µm. Figure 2.10 illustrates the transfer characteristics of the TFT at the drain
voltages of 10 V and 0.1 V. Figure 2.11 demonstrates the extraction of threshold voltage
for the same TFT. Figure 2.12 and Figure 2.13, respectively show the transconductance,
gm, and the field-effect mobility as a function of the gate voltage for the same TFT. The
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field-effect mobility was calculated at the drain voltage of 0.1 V using the transconductance
method explained in the section 2.4.2. Figure 2.14 illustrates the output characteristics of
the IGZO TFT for different gate voltages. Maps of parameters extracted for TFTs across
all 41 dies on a glass substrate using transconduction method and also Y-function method
is presented in Figure 2.15 and Figure 2.16, respectively. The stability of the IGZO TFT
under positive bias stress is also shown in Figure 2.17.
It should be noted that the most important TFT performance parameters include mobil-
ity, on/off ratio, threshold voltage, and subthreshold swing which can be extracted from the
output and transfer characteristics shown in Figure 2.10 to 2.14.
As mentioned earlier, the field effect mobility (µF.E.) is related to the efficiency of the
carrier transport in the semiconductor material and directly affects the maximum IDS and
also the operating frequency of the device. Mobility of a TFT can be extracted using both
transconductance and Y-function methods as previously discussed (in sections 2.4.1 and
2.4.2).
On/off ratio is defined as the ratio of the maximum to the minimum IDS. The minimum
IDS is usually given by the noise level of the measurement equipment or by the gate leakage
current (IGS), while the maximum IDS depends on the semiconductor material itself and on
the effectiveness of the gate capacitance.
Threshold Voltage corresponds to the VGS for which an accumulation layer or conduc-
tive channel is formed close to the dielectric/semiconductor interface, between the source
and drain electrodes. VT H can be determined using both the linear extrapolation and Y-
function techniques as explained in the sections 2.4.1 and 2.4.2.
Subthreshold Swing indicates the necessary VGS swing or change in order to increase
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IDS by one decade and it is defined by the following equation:
S =
(
d log(IDS)
dVGS
|max
)−1
(2.18)
Small value of S (S ¡ 1 or less) result in higher speed and lower power consumption. The
S value also provides important information about the quality of a TFT [4]. It is related to
the total trap density Nt near the semiconductor/gate dielectric interface by:
Nt =
(
S log(e)
KT/q
−1
)
Ci
q
(2.19)
Here, k is the Boltzmann constant and q is the charge of an electron
Stability of a-IGZO TFTs was also investigated through simultaneous gate-to-source
and drain-to-source bias stress experiment. Bias stress measurements was done in dark and
at the room temperature. During the electrical stress a high voltage, 20 V, was applied to
the gate and drain while the source was grounded; for stresses conducted in the saturation
region of the TFT operation. The stress was periodically interrupted at certain times to
monitor the evolution of the device characteristics by measuring the device transfer charac-
teristics. Figure 2.12 shows the evolution of the TFTs parameters as a function of the stress
time under the stress condition of VGS = VDS = 20V for up to 105 seconds. Stresses in the
linear region as well as in the off region was also performed.
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Figure 2.7: Photograph of all dies on a 150 mm glass substrate
Figure 2.8: The automated probe station used for TFT characterization over the entire 150
mm wafer
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Figure 2.9: Photograph of a fabricated TFT
Figure 2.10: Typical transfer characteristics of a TFT with length of 16 µm and width of
10 µm
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Figure 2.11: Extraction of threshold voltage from transfer characteristics of a TFT in linear
region by linear extrapolation method
Figure 2.12: Transconductance, gm, as a function of gate voltage
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Figure 2.13: Field-effect mobility as a function of gate voltage obtained by transconduc-
tance method for a TFT with length of 16 µm and width of 10 µm
Figure 2.14: Typical output characteristics as a function of drain voltage
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Figure 2.15: The map of TFT parameters (W=20µm/L=11µm) over the entire 150mm
glass substrate. Mobility and Vth are calculated based on the transconductance and linear
extrapolation methods, respectively
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Figure 2.16: The map of TFT parameters (W=20µm/L=11µm) over the entire 150mm glass
substrate. Mobility and Vth are calculated based on the Y-function method
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Figure 2.17: Evolution of transfer characteristics under bias stress (VDS=VGS=20 V)
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Chapter 3
Analytical surface-potential-based drain current model for
amorphous IGZO thin film transistors
3.1 Introduction
Amorphous InGaZnO thin-film transistors (α-GZO TFTs) have attracted much attention
due to their possible applications in flat, flexible and transparent displays [62–66]. Com-
pared to their hydrogenated α-Si counterparts, α-IGZO TFTs exhibit large electron mobil-
ity with low-temperature or even room-temperature fabrication. Moreover, their improved
stability makes α-IGZO TFTs more suitable for application of active-matrix organic light-
emitting diode displays and flexible circuits. Therefore, modeling of α-IGZO TFTs is
an important subject for the design and accurate performance prediction of α-IGZO TFT-
based circuits.
Whereas the electrical properties of α-IGZO TFTs were extensively investigated by
several research groups [62–66], and the trap distribution were extracted and analyzed in
recent published work [67–70], there have been few reports on drain current modeling.
Recently, published papers have proposed technology computer-aided design (TCAD) de-
vice simulators to reproduce the measured current-voltage characteristics and to extract the
subgap density of states [71–73]. Moreover, the device characteristics were modeled using
empirical mobility functions based on exponential deep and tail states [74–76] and surface-
potential based models were developed, in which free carriers, localized deep states and
tail states were considered in an effective carrier density [77].
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In this work, we collaborated with Dr. C.A. Dimitriadiss group at Aristotle University
of Thessaloniki, Greece to investigate a simple analytical drain current model based on a
Gaussian distribution of tail states near the conduction band found in amorphous semicon-
ductors [78–80], which is approximated by two exponential distributions. The proposed
model is fully analytical, includes both drift and diffusion components of the drain current
and it can be applied in all operation regions, from the subthreshold to the above-threshold
and from the linear to saturation regions. In particular, the model successfully reproduces
the slope of the output characteristics in the saturation region considering an empirical
model for the mobility taking into account both vertical and horizontal electric fields. The
accuracy of the model was verified using experimental transfer and output characteristics
of α-IGZO TFTs, showing good agreement over a wide range of gate and drain voltages.
3.2 Analytical drain current model
In previous work, the current-voltage characteristics of experimental a-IGZO TFTs were
investigated by TCAD simulations in devices of both depletion and enhancement types
[71]. The simulations were performed considering tail states only (model 1) or both tail
states and deep gap states of Gaussian distribution with the central energy fixed at the
conduction band edge Ec (model 2). The device characteristics were reproduced with very
good accuracy using the model 2 with the trap distribution shown in Figure 3.1. It has
been demonstrated that the trap distribution of model 1 presented in Figure 3.1 appears to
reproduce also well the transfer characteristics, presenting small deviations in the output
characteristics [71]. From Figure 3.1, is clearly seen that exponential distribution of model
1 can be approximated by an exponential distribution of the Gaussian distribution near the
conduction band edge. These results indicate that a Gaussian distribution, approximated
by two exponential distributions near the conduction band edge and deeper in the bandgap,
can be used for modeling of a-IGZO TFTs.
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Figure 3.1: The subgap density of states for a-IGZO TFT extracted from model 1 (ex-
ponential distribution) and model 2 (exponential + Gaussian distributions) of Ref. 68,
using the distribution parameters: Nt = 5× 1016 cm−3eV−1 for model 1 and Nt = 2.3×
1018 cm−3eV−1, kTt = 0.08eV, Ng = 3.2×1016 cm−3eV−1, kTg = 1.5eV for model 2
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The model of the Gaussian distribution for the subgap density of states is further sup-
ported by the temperature dependence of the electron drift mobility performed in amor-
phous semiconductors with various experimental methods [78–80]. Explanation of the ex-
perimental data was achieved by considering a distribution of the subgap density of states
obeying the Gaussian energy distribution [80]
N(E) = Nge
− (E−Et )2
(KTg)2 (3.1)
where E is the energy, Ng is the density at the central energy Et of the Gaussian distribution
which is fixed at Ec to represent a monotonously decreasing deep gap states with character-
istic decay energy kTg. The nature of such a localized distribution of states in amorphous
semiconductors was attributed to their degree of disorder. In the case of a-IGZO, oxygen
deficiency is speculated to play some role to the creation of Gaussian distribution traps
[71]. For all investigated materials the results are similar and it is Tg > 900K in any case
[80]. As is shown in Figure 3.1, one can approximate the Gaussian distribution by two
exponential laws:
N(E) = Nt1e
− (Ec−E)kTt1 +Nt2e
− (Ec−E)kTt2 (3.2)
where Nt1, Nt2 are the intercept densities at Ec and kTt1, kTt2 are the characteristic decay en-
ergies of the exponential distributions near the conduction band and deeper in the bandgap,
respectively. Thus, simplification of the Gaussian distribution with two exponential distri-
butions enables the development of an analytical drain current model.
The assumption of zero potential at the back surface of the α-IGZO active layer is
introduced in order to obtain analytical model for the drain current. It should be noted that
this assumption has its limitation for thin-body devices, but it is still a good approximation
for modeling relatively thick α-IGZO TFTs (50 nm thick in the present case). Furthermore,
the potentials are significantly affected by the presence of trap states. The electron trapping
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is effectively equivalent to the increase in the channel doping density and thus the potential
at the back surface of the α-IGZO active layer is decreased depending on the amount of
trapped charges. In fact, in polycrystalline silicon TFTs with a typical trap distribution, it
has been shown that the front surface potential model solution with zero backside surface
potential is in good agreement with the numerical results for film thickness 40 nm [81].
By applying Gauss’s law at the boundary between α-IGZO active layer and gate insulator,
for exponential distribution of localized traps (Nt , kTt), the following non-linear relation
between gate voltage V g and surface potential ϕs is obtained:
ϕs−ϕF0−V = 2KTtq ln
(
COX(Vg−Vf b−ϕs)√
2εsNtkTt
)
(3.3)
where Vf b is the flat-band voltage and COX is the gate capacitance per unit area. The Fermi
energy at flat-band ϕF0 can be determined by the relationship [82].
ϕF0 = Ec−EF = kT ln
(
Nc
N f ree, f b
)
(3.4)
where Nc = 5×1018 cm−3 is the effective density of states in the conduction band of IGZO.
At flat-band, corresponding to the gate voltage where the drain current Id attains its mini-
mum value in the on-state region, the free carrier density is given by [82]:
N f ree, f b =
I2d
εsKTµ2(W/L)2V 2d
(3.5)
with εs the permittivity of IGZO, Vd the drain voltage, W the channel width, L the channel
length, µ the conduction band mobility and kT the thermal voltage.
An explicit solution for ϕs can be obtained in terms of the Lambert function [83], in-
stead of solving Equation (3.3) by numerical iteration. This special function is commonly
used in MOSFET modeling [84–86], and in electronics [87]. Equation (3.3) can be written
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in the general form of lnx+ ax = b with solution x = (1/a)W0(aeb), where W0 represents
the principal branch of the Lambert function [79]. The resulting explicit solution of Equa-
tion (3.3) for ϕs at any point along the IGZO film/gate insulator interface is given in terms
of the normalized effective charge density qs by
ϕs =Vg−Vf b−2
(
KTt
q
)
qs (3.6)
where,
qs =W0
(
q
Cox
√
εsNt
2KTt
e
q(Vg−Vf b−ϕF0−V )
2KTt
)
(3.7)
The surface potentials at the source (ϕss) and drain (ϕsd) sides of the channel can be readily
found by replacing V in Eq. (7) with V = 0 and V = Vd , respectively. The dependence
of the surface potential on the device parameters can be distinguished in two regions: In
the first region of weak vertical fields, the drain current is diffusion controlled and in the
second region of strong vertical fields the drain current is drift controlled. From Equation
(3.6), for weak vertical fields the surface potential can be expressed as
ϕs1 =Vg−Vf b−2
(
KTt1
q
)
qs1 (3.8)
where the normalized effective charge density is
qs1 =W0
(
q
Cox
√
εsNt1
2KTt1
e
q(Vg−Vf b−ϕF0−V )
2KTt1
)
=W0
(
e
q(Vg−Vt−V )
2KTt1
)
(3.9)
From the definition of the Lambert function, W (z) = zeW (z) and the fact that around zero
eW (z)→ 1, Equation (3.9) can be rewritten as:
qs1 = e
q(Vg−Vt−V )
2KTt1 (3.10)
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where
Vt =Vf b +ϕF0− 2kTt1q ln
(
q
Cox
√
εsNt1
2kTt1
)
(3.11)
Vt can be defined as the maximum voltage at which the drain current is diffusion controlled.
From Equation (3.6), for strong vertical fields the surface potential can be expressed as:
ϕs2 =Vg−Vf b−2
(
KTt2
q
)
qs2 (3.12)
where the effective charge density is:
qs2 =W0
(
q
Cox
√
εsNt2
2KTt2
e
q(Vg−Vf b−ϕF0−V )
2KTt2
)
=W0
(
e
q(Vg−Vt−V )
2KTt2
)
(3.13)
and
Von =Vf b +ϕF0− 2kTt2q ln
(
q
Cox
√
εsNt2
2kTt2
)
(3.14)
Von can be defined as the minimum voltage at which the drain current is drift controlled.
Accounting for both drift and diffusion current components and modifying their surface
potential-based expressions in symmetric double-gate (DG) MOSFETs, the drain current
Idi in the below-threshold (i = 1) and above-threshold (i = 2) regions can be expressed only
in terms of the device parameters and the surface potentials at the source (ϕssi) and drain
(ϕsdi) as [88]:
Idi =
W
L
µCox
(
(Vg−Vf b)(ϕsdi−ϕssi)− 12(ϕ
2
sdi−ϕ2ssi)+
2kTti
q
(ϕsdi−ϕssi)
)
(3.15)
Equation (3.15) can be expressed in terms of the effective charge densities as:
Idi = 2
W
L
µCox
(
kTti
q
)2 (
(q2ssi−q2sdi)+2(qssi−qsdi)
)
(3.16)
The first term in the brackets of Equation (3.16) describes the drift current component
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(Idrift) and the second term the diffusion current component (Idiff ). It is noticed that both
diffusion and drift currents can be calculated as a function of the normalized effective
charge densities analytically through qss and qsd .
In the first region of weak vertical field, most of the induced charge is trapped and the
current is dominated by diffusion. Thus, defining the drain current in the below-threshold
region as Id1(Nt1,kTt1), Equation (3.15) reduces to:
Id1 = 4
W
L
µCox
(
kTt1
q
)2
(qss1−qsd1) (3.17)
where
qss1 =W0
(
e
q(Vg−Vt )
2kTt1
)
(3.18)
qsd1 =W0
(
e
q(Vg−Vt−Vd )
2kTt1
)
(3.19)
In the second region of strong vertical fields, the drain current Id2(N2,kT2) is given by:
Id2 = 2
W
L
µCox
(
kTt2
q
)2 (
(q2ss2)−q2sd2
)
+2m(q′ss2−q′sd2) (3.20)
where
qss1 =W0
(
e
q(Vg−Von)
2kTt2
)
(3.21)
qsd2 =W0
(
e
q(Vg−Von−Vd )
2kTt2
)
(3.22)
qss1 =W0
(
e
q(Vg−Von)
2mTt2
)
(3.23)
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qsd2 =W0
(
e
q(Vg−Von−Vd )
2mTt2
)
(3.24)
and the parameter m controls the transition from Id1 to Id2.
An experimental result that is usually observed, but not thoroughly discussed, is the
mobility dependence on the gate voltage overdrive (Vg−Von). It has been reported that the
field-effect mobility extracted from the surface potential profile in α-IGZO TFTs increases
with Vg following a relationship of the form: µ = µ0(Vg−Vt)γ , where µ0 is the low field
mobility and γ > 0 is a non-linearity factor dependent on the trap energy distribution [89]
which is similar as that developed for a-Si:H TFTs in the PRI SPICE model [90]. This
mobility behavior has been explained by the energy dependent density of localized states
near the Fermi-level: as Vg increases more localized states are filled and more induced
charges can contribute to free carriers [89]. The mobility model of [89] actually suggests a
deviation of the classical drain current dependence where Id ∝ (Vg−Von). However, for all
the studied α-IGZO TFTs we found that the Y-function, defined as the ratio of the device
current over the square root of the transconductance [91, 92], exhibits a linear relationship
with gate voltage (not presented). This finding cannot be explained with a mobility Vg
dependence of the form µ = µ0(Vg−Vt)γ , leading to an empirical expression for the gate
bias-dependent mobility described as:
µ =
µ0
1−β1(Vg−Von) (3.25)
where β1 is a fitting parameter. In addition to the gate voltage dependence, drain voltage
dependence of the drain current is also observed in the saturation region, which is more pro-
found for shorter devices. The mobility increase with (Vd−Vdsat) due to the channel length
modulation (CLM) effect results in a slope of the output characteristics in the saturation
region, which becomes more pronounced in devices with shorter channel length. With
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including the drain voltage dependence, the mobility expression is modified as follows:
µ =
µ0 (1+β2(Vd−Vdsat))
1−β1(Vg−Von) (3.26)
where β2 is a fitting parameter reflecting the slope of the output characteristics in the sat-
uration region due to the CLM effect. To avoid the use of effective functions for the gate
and drain voltages, Equation (3.26) can be expressed in terms of qss2 and qsd2 as
µ =
µ0
(
1+β2(Vd− 2kTt2q (qss2−qsd2))
)
1−β1 2KTt2q qss2
(3.27)
A compact drain current can be found by using a suitable interpolation function that matches
the limiting behavior in the regions of weak and strong vertical fields. For this purpose, we
propose to use the following universal interpolation function [93]:
Id =
Id1×Id2(
I1/md1 + I
1/m
d2
)m (3.28)
3.3 Model validation with experimental results
The analytical drain current model has been validated by comparison with experimental
data in bottom-gate α-IGZO TFTs with channel width W = 80 and 40µm, channel length
L = 26, 10µm, SiO2 gate-insulator thickness tox = 100 nm and IGZO layer thickness 50
nm. The fabrication processes for the α-IGZO TFTs is described elsewhere [94].
Figures 3.2(a) and Figure 3.3(a) show the experimental and model transfer character-
istics in semi-logarithmic and linear plots for drain voltages Vd = 0.1, 3.1, 6.1 and 9.1 V
and the output characteristics for different Vg values, respectively, for the α-IGZO TFT
with L = 26 µm. The obtained model parameters are presented in Table 3.1. It can be
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Table 3.1: Extracted model parameters of the investigated α-IGZO TFTs
Channel Vt Von KT1 kT2 µ m β1 β2
dimensions (V) (V) (eV) (eV) (cm2/Vs) (V−1) (V−1)
W = 40µm
L = 26µm
2 4.56 0.105 0.494 7.5 0.8 0.015 0.006
W = 80µm
L = 26µm
2.4 8.11 0.105 0.701 9.8 0.8 0.012 0.005
W = 16µm
L = 10µm
-0.15 2.3 0.06 0.69 8.07 0.6 0.013 0.022
seen that the model describes very well the current-voltage characteristics in all regions of
operation. In order to check further the model accuracy, the small-signal parameters and,
particularly, the transconductance gm and the drain conductance gd have been examined.
Comparison of the model with the experimental values of gm for three different values of
drain voltage (Vd =0.1, 3.1, 6.1 and 9.1 V) is shown in Figure 3.2(b), which are derived
from the data of Figure 3.2(a). Moreover, a comparison of the model with the experimental
values of gd for different values of gate voltage is shown in Figure 3.3(b), derived from
the data of Figure 3.3(a). The agreement between the experimental and model results of
the small-signal parameters supports further the good accuracy of the proposed analytical
drain current model.
For α-IGZO TFTs with channel dimensions W/L = 80 µm/26 µm and W/L = 16
µm/10 µm, the transfer and output characteristics are reproduced with good accuracy as
shown in Figures 3.4 and 3.5. The extracted model parameters of the investigated α-IGZO
TFTs are presented in Table 3.1. As it is expected, the parameter β2 is higher in the device
with shorter channel length.
In sum, an analytical compact surface-potential-based model for the drain current in
ℵ-IGZO TFTs has been proposed based on a Gaussian distribution of subgap states, which
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Figure 3.2: Experimental (symbols) and modeled (solid lines): (a) Transfer characteristics
in linear and semi-logarithmic representation and (b) transconductance gm versus Vg in
linear and semi-logarithmic representation of α-IGZO TFT with W = 40 µm and L = 26
µm
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Figure 3.3: Experimental (symbols) and modeled (solid lines): (a) Output characteristics
and (b) conductance gd versus Vd plots of α-IGZO TFT with W = 40 µm and L = 26 µm
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is approximated by two exponential distributions. This model includes both drift and diffu-
sion components and describes accurately the drain current in all regions of operation. The
proposed model has been validated by comparison with experimental results over a wide
range of gate and drain voltages. The analytical compact expression of the model and its
good accuracy make the model suitable for implementation in circuit simulation tools.
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Figure 3.4: Experimental (symbols) and modeled (solid lines): (a) Transfer characteristics
in linear and semi-logarithmic representation and (b) output characteristics of α-IGZO TFT
with W = 80 µm and L = 26 µm
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Figure 3.5: Experimental (symbols) and modeled (solid lines): (a) Transfer characteristics
in linear and semi-logarithmic representation and (b) output characteristics of α-IGZO TFT
with W = 16 µm and L = 10 µm
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Chapter 4
Characterization of high current stress induced instability
in amorphous InGaZnO thin-film transistors by
low-frequency noise measurements
4.1 Introduction
Amorphous InGaZnO (a-IGZO) thin-film transistors (TFTs) have attracted much attention
for applications in large-area, flexible and transparent displays due to their advantages of
high carrier mobility, low process temperature excellent uniformity and good transparency
to visible light [16]. However, the operation of a-IGZO TFTs is affected by instabilities
under light illumination [95, 96] and bias stress to the gate and drain electrodes, which are
necessary to overcome for their practical application in displays.
In most studies, the stability of a-IGZO TFTs was investigated under positive or nega-
tive gate bias stress with the source/drain electrodes grounded [97–100]. In some reports,
the stability of a-IGZO TFTs was studied under a drain bias applied simultaneously with
gate bias, i.e. under high drain current stress [101–103]. The instability mechanism was
explained with electron trapping within the IGZO channel layer [102] or with electron in-
jection in trap levels located within the gate insulator [102, 103]. The primary aim of this
work is to clarify the instability mechanism of a-IGZO TFTs under high drain current stress
using low frequency noise measurements.
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4.2 Low Frequency Noise in Electronic Devices
Electronic devices and systems exhibit random fluctuations in the voltage or current at
their terminals [104]. These fluctuations which are generally referred to as noise, are not
due to faulty contacts or any other improper process steps that can be eliminated, but they
are inherent in the device itself. They originate from random, microscopic behavior of
the charge carriers within the electronic components [105]. Since noise is random, its
instantaneous value is unpredictable. However, we can deal with the noise on a statistical
basis.
Root-mean-square (rms) values of a noise voltage or current xn(t) is defined as [106]:
Xn = (
1
T
∫ T
0
x2n(t)dt)
1/2 (4.1)
where T is the averaging time interval. The square of rms value, X2n , is called the mean
square value. Physically, X2n represents the average power dissipated by xn(t) in a 1-Ω
resistor. This physical meaning can also be applied to an ordinary ac signal. However, it
should be noted that the power of an ac signal is concentrated in only one specific frequency
but the noise power is usually spread all over frequency spectrum because of its random
nature. In general, noise power depends on the width of the frequency band over which
they are measured. This is because devices and systems are almost always, inherently
or intentionally, limited to a certain frequency bandwidth. Therefore, to better quantify
the noise level, it is normalized by the frequency bandwidth. Aside from the frequency
bandwidth, the noise power also depends on the the bands location within the frequency
spectrum. The rate of change of noise power with frequency is called noise power spectral
density, denoted as Sv( f ) or SI( f ) with units of V 2/Hz or A2/Hz. This is the most commonly
used term to describe and compare the noise level of electronic devices. Physically, noise
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power spectral density describes the average noise power in a 1-Hz bandwidth as a function
of frequency. When plotted versus frequency, it illustrates how power is distributed over
the frequency spectrum. In TFTs, the two most common noise sources are thermal and
flicker noise.
4.2.1 Thermal noise
Thermal noise arises from the random fluctuation of charge carriers in a resistive material.
It is present when the resistive element is in thermal equilibrium. The thermal noise of a
resistor with resistance value of R is defined as
SI( f ) =
4KT
R
(4.2)
where K is the Boltzmann constant and T is the absolute temperature. As seen in Equation
(4.2), the thermal noise is independent of frequency. That is why it is also considered to as
white noise [107]. The white noise has a uniform spectral density in analogy to white light
which consist of all visible frequencies in equal amounts. The channel of a transistor can
also be considered as a resistor which exhibits thermal noise. Thermal noise of a MOSFET
can be derived as follows [104]:
SI( f ) = γ4KT gds0 (4.3)
where,
γ =
1−ν+ 13ν2
1− 12ν
(4.4)
and gds0 is the channel conductance in linear region:
gds0 ≡
(
δ ID
δVDS
)
= µeffCox
W
L
(VGS−Vth) (4.5)
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and
ν ≡ VDS
VGS−Vth (4.6)
Using Equation (4.4) and Equation (4.6), ν ∼ 0 (γ = 1) in the linear region (VDS VGS−
Vth) and ν ∼ 1 (γ = 2/3) in the saturation region (VDS =VGS−Vth) is calculated. Equation
(4.3) is shown to be also able to model the thermal noise in TFTs [108]:
4.2.2 Flicker (1/f) noise
Flicker noise occurs in almost all types of electronic devices over a wide frequency band-
width (∼ 10−6 to 106). However, it is usually the dominant noise source only at low fre-
quencies. As it is clear from its name, the power spectral density of 1/ f noise is inversely
related to the frequency and can be modeled as follows:
St( f ) =
S0
f Γ
(4.7)
where S0 is the power density at f = 1Hz. Γ determines the slope of the spectrum and its
value is mostly among 0.4 to 1.8. Γ≥ 2 has also been reported for cases when the current
density and/or temperature is above certain threshold and its related noise is known as 1/ f 2
noise [109–111].
Flicker noise is considered the dominant noise source in MOSFETs and TFTs. Al-
though the physical origin of the flicker noise is controversial and still under investigation,
there are two popular theories explaining the flicker noise in MOSFETs and TFTs: number
fluctuation (∆n) theory and mobility fluctuation (∆µ).
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4.2.3 Number fluctuation (∆n) theory
The number fluctuation theory consider the 1/ f noise as the superposition of a large num-
ber of relaxation processes, each with a Lorentzian power spectrum of 4τ1+w2τ2 with time
constant of τ . It should be noted that ρ(τ), distribution function of τ , is inversely pro-
portional to τ . In other words, ρ(τ) ∝ 1/τ . This means that the process is more likely to
happen as the time constant τ gets smaller [112]. It is suggested that the relaxation process
originates from the random electron trapping or de-trapping near the channel/dielectric in-
terface [113]. The distribution of trapping times is also considered to be due to tunneling of
charges from the semiconductor surface into the gate oxide [114]. Besides, as ρ(τ) ∝ 1/τ
, gate oxide traps are suggested to be homogenously distributed within a specific depth
range. The following equation explains the power spectral density of noise in the drain
current of a transistor modeled by ∆n number fluctuation theory [115]:
SID =
k∗
f
µeff
CoxL2
IDVDS
(VGS−Vth) (4.8)
where Cox is the dielectric capacitance per unit area and K∗ is a coefficient related to the
tunneling possibility at semiconductor/dielectric interface. K∗ can be calculated as follows:
K∗ =
q2Dt(EF)KT
ln τ2τ1
(4.9)
where Dt(EF) is the semiconductor trap density at the vicinity of the Fermi level. τ1 and
τ1 are the minimum time constant and maximum time constant in the trapping/de-trapping
process, respectively. Considering that the drain current of a MOSFET is obtained from
the following equation:
ID = µeffCox
W
L
(
(VGS−Vth)VDS− 12V
2
DS
)
(4.10)
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Then, from Equation (4.8) and Equation (4.10) the normalized noise of the drain current
can be calculated as follows [6]:
SID
ID
=
k∗
f
1
C2oxWL
1
(VGS−Vth)
1
(VGS−Vth)− 12VDS
(4.11)
In the linear region of MOSFET operation, VDS  VGS−Vth, and Equation (4.11) can be
simplified to:
SID
ID
=
k∗
f
1
C2oxWL
1
(VGS−Vth)2 (4.12)
On the other hand, in the saturation region, VDS = VGS−Vth, and therefore (4.11) can be
rewritten as the following:
SID
ID sat
=
k∗
f
1
C2oxWL
1
1
2(VGS−Vth)2
(4.13)
The flicker noise of the gate voltage can be calculated in a similar procedure.
4.2.4 Mobility fluctuation (∆µ) theory
In contrast to n theory which implies that the 1/ f noise is a surface effect in surface-
conducting devices such as MOSFETs or TFTs, the mobility fluctuation theory suggests
that 1/ f noise is originated from lattice scattering which causes random mobility fluctua-
tions in the semiconductor [116, 117]. Supporting this theory is an empirical law stating
that the normalized drain current noise is inversely proportional to the total number of
charge carriers in the sample as follows [116]:
SID
I2D
=
C
f
=
αH
f N
(4.14)
where C ≡ αH/N, N is the total number of charge carriers ,and αH is an empirical di-
mensionless constant called Hooges parameter. αH can be considered as a quality factor
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which is associated with the bulk defects in a semiconductor (its value is usually lower in
materials with higher quality). For instance, αH varies from ∼10−6 - 10−4 in high quality
Si or SiGe MOSFETS, ∼10−2 in a-Si:H TFTs [118], and ∼5-20 in organic TFTs [119].
Following Rhayem [120] and by considering that the total number of carriers in a channel
can be calculated from the following equation:
N =
1
q
(CoxWL(VGS−Vth)) (4.15)
Then, from Equation (4.14) and Equation (4.15) the normalized drain current noise power
density in the linear region (VDSVGS−Vth), is obtained:
SID
I2D
=
q
CoxWL
αH
f
1
(VGS−Vth) (4.16)
Eq. (4.16) can also be rewritten as [6, 121, 122]:
SID =
qµeff
L2
αH
f
IDVDS (4.17)
Similarly, using Equation (4.17) and Equation (4.10), the normalized drain current noise
power density in the saturation region (VDS =VGS−Vth) can be obtained as follows [6, 115]:
SID
ID sat
=
2q
CoxWL
αH
f
1
(VGS−Vth) (4.18)
4.3 Experimental
The TFTs were fabricated on Si substrates, isolated with a 2 µm-thick thermally grown
SiO2 layer. First, a double layer consisting 100 nm of AlNd and 50 nm of Mo was deposited
to form the gate electrodes. A 100-nm thick SiO2 was then deposited by PECVD at 300◦C
to form the gate dielectric. Then, a stack of 50 nm of IGZO and 50 nm of SiO2 were
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deposited sequentially by RF sputtering. The sputtering of the IGZO film was performed
from a 150-mm target (1:1:1 molar ratio of In2O3: Ga2O3: ZnO). The IGZO/SiO stack was
then lithographically patterned and etched by a combination of plasma etching (CF4) for
the SiO2 layer followed by wet etching (dilute HCl) for the IGZO layer. Another SiO2 layer
50 nm thick was then RF sputter deposited to further passivate and protect the IGZO active
channel region. A combination of wet and dry etching processes was used for opening
the gate pads. Contact openings to source and drain (S/D) regions were accomplished by
lithography and dry etching of the oxide layer. Finally, Mo source and drain metallization
was done by sputtering and subsequent lift-off. The completed devices were then annealed
for 1 h at 300◦C in N2 ambient.
The transfer characteristics were measured using a computer-controlled system includ-
ing a Keithley 617 electrometer and two Keithley 230 voltage sources. Constant bias stress
was performed over a period of 105 s by applying gate bias Vg = 20 V and drain bias Vd =
5 and 20 V, during which the drain current was monitored at pre-selected stress times. The
power spectral density SI of the drain current fluctuation was measured at drain voltage Vd
= 0.1 V and for different gate voltages before and after stress for 105 s using an SR760
spectrum analyser, where a low-noise current-voltage converter and a low-noise voltage
amplifier previously amplified the current. The bias voltages were supplied from CdNi
batteries to avoid any external noise.
4.4 Results and Discussion
Figure 4.1 shows the evolution of the transfer characteristics of a-IGZO TFTs with stress
time measured at Vd = 10 V, under the bias stress conditions of Vg = 20 V, Vd = 20 V and
Vg = 20 V, Vd = 5 V. A positive threshold voltage shift is observed with increasing stress
time, whereas the on-state current and the subthreshold slope remain almost unchanged.
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The threshold voltage shift is faster and stronger with increasing the bias stress voltage at
the drain electrode (Figure 4.2). This instability mechanism appears to involve electron
trapping in trap states within the gate oxide near the active layer/gate insulator interface.
Donor-like or acceptor-like traps can be applied to explain the positive threshold voltage
shift.
To clarify the origin of the electron trap states, the transfer characteristics of the stressed
devices were measured after staying in dark for about one month with no bias applied. Fig-
ure 4.3 shows full recovery of the transfer characteristics toward the pre-stressed state. The
finding that the a-IGZO TFT instabilities are reversible indicates clearly that the degrada-
tion mechanism involves filling and subsequent emptying of existing shallow trap states,
created during the TFT fabrication. Due to the full recovery of the transfer characteris-
tics after stress, the mechanism of new electron trap states creation causing a permanent
damage is unlikely to occur.
Since the bias stress conditions are similar to those of the saturation operation mode, the
distribution along the channel of the vertical electric field would be non-uniform and, there-
fore, the degradation is expected to occur non-uniformly along the channel. This can be ver-
ified by comparing the transfer characteristics in the forward mode (with the source/drain
terminals as for the device under stress) and reverse mode (with the source/drain terminal
interchanged). The transfer characteristics show considerable asymmetry in forward and
reverse modes after stress, as can be seen in Figure 4.3. In reverse mode, the subthreshold
region is shifted more in the negative direction This result implies that the electron trapping
during stress is non-uniform throughout the channel, with the trapping near the source side
becoming predominant due to the higher vertical electric field. In reverse mode, as the
pinch-off occurs near the drain side, the channel region with weaker electron trapping lies
near the source side, resulting in negative shift of the transfer characteristic with respect to
that of the forward mode.
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Figure 4.1: Evolution of the transfer characteristics of the a-IGZO TFT with stress time
under the bias conditions: (a) Vg =Vd = 20 V and (b) Vg = 20 V and Vd = 5 V
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Figure 4.2: Variation of the threshold voltage shift with stress time of the a-IGZO TFT
under the bias conditions: (a) Vg =Vd = 20 V and (b) Vg = 20 V and Vd = 5 V
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Figure 4.3: Transfer characteristics of the a-IGZO TFT before stress and after stress for 105
s in forward, reverse and post-recovery modes under the stress conditions: (a) Vg =Vd = 20
V and (b) Vg = 20 V and Vd = 5 V
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To distinguish the trap type, LFN measurements were performed at Vd = 0.1 V. Typical
drain current noise spectra are presented in Figure 4.4(a) of a-IGZO TFT before stress.
The noise spectral density SId follows typical 1/ f γ noise type with the frequency exponent
close to unity, suggesting that the trap density is uniformly distributed in the SiO2 near the
interface. The plots of the normalized drain current spectral density versus Id before and
after stress at Vg =Vd = 20 V are presented in Figure 4.4(b). According to the carrier num-
ber fluctuation with correlated mobility fluctuations (CMF) model SId
I2d
is given by [123]:
SId
I2d
=
(
gm
Id
)2(
1±Ω Id
gm
)2 q2kTλNt
WC2ox f
(4.19)
Ω= αµeffCoxα is the Coulomb scattering coefficient, µeff is the effective carrier mobility,
Cox is the gate oxide capacitance per unit area, λ is the tunneling attenuation coefficient (≈
0.1 nm for SiO2, gm is the device transconductance and Nt is the oxide trap density. The
sign of the second term in the parenthesis is chosen either positive for acceptor-like traps or
negative for donor-like traps. As shown in Figure 4.4(b), the measured noise has been well
modeled by the CMF model considering donor- like traps. Thus, the LFN measurements
reveal that the noise spectra originate from carrier exchange between channel and donor-
like traps in the gate dielectric near the interface.
The nature of the traps can be more clearly distinguished by studying the behavior of
the gate voltage noise spectral density SVg = S
2
Id/g
2
m with gate voltage [123]. Figure 4.5
presents the plots of SVg versus Vg of the initial devices and after stress for 10
5 s at Vg = 20
V, Vd = 20 V and Vg = 20 V, Vd = 5 V. It is clear that SVg passes through a minimum close
to zero before increasing parabolically in the strong inversion region. If acceptor-like and
donor-like traps are present simultaneously, then SVg passes through a minimum above zero
[123]. The results of Figure 4.5 provide a further evidence for the presence of donor-like
traps in the gate oxide near the SiO2/ a-IGZO interface of the investigated TFTs.
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Figure 4.4: Low frequency noise spectra of the a-IGZO TFT at different drain currents
before stress. (b) Normalized drain current spectra density SID/I
2
D versus drain current of
the a-IGZO TFT before stress and after stress for 105 s at Vg =Vd = 20 V. The continuous
lines are fit to (1) using the parameters: Nt = 1×1020 cm−3eV−1 and Ω = −0.18V−1 for
the initial and Nt = 9×1020 cm−3eV−1 and Ω=−0.32V−1 for the stressed TFT
In order to have a qualitative picture for the spatial distribution of the donor-like oxide
traps, the frequency is converted to the tunneling depth xt through the relationship [124]:
xt = λ ln
(
1
2pi f τ0
)
(4.20)
where the time constant τ0 is often taken as 10−10 s. Using Equations (4.19) and (4.20),
the resulting profiles of the occupied with electrons donor-like traps are presented in Figure
4.6. It is clear that the traps are uniformly distributed within the gate oxide and the density
of the occupied with electrons traps is increased significantly after stress.
In sum, we have investigated the instability mechanism of a-IGZO TFTs under high
drain current stress. A positive threshold voltage is observed during stress and the transfer
characteristics recover toward the pre-stressed state when the stressed TFT is left in dark at
room temperature with no bias applied. Using 1/ f noise measurements, it was found that
the instability mechanism involves electron trapping in existing donor-like shallow trap
states within the gate oxide near the SiO2/a-IGZO interface.
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Chapter 5
The effect of engineered glass surface on the performance
and reliability of bottom-gate amorphous
indium-gallium-zinc oxide thin film transistors
5.1 Introduction
Thin film transistors (TFTs) in amorphous metal oxide thin film semiconductors includ-
ing amorphous indium-gallium-zinc-oxide (a-IGZO) have shown great promise for use in
flat-panel display and large-area electronics applications as a possible replacement for con-
ventional hydrogenated amorphous silicon (a-Si:H) TFT technology and potentially even
for the polysilicon one [125–128]. Some advantageous features of a-IGZO TFTs include
high electron mobility, low threshold voltage, low off current, excellent uniformity, and
ease of fabrication due to their simple TFT structure [129, 130]. For practical applications,
however, the stability and long term reliability are critical issues that need to be investigated
and resolved [131, 132]. Although there are numerous reports on the effects of fabrication
conditions on characteristics of a-IGZO TFTs, there is limited information on the effect
of substrate itself, in particular glass substrates, on performance and reliability of a-IGZO
TFTs. A recent study has showed that a-IGZO TFTs fabricated on borosilicate glass sub-
strates excel in performance and stability compared to uncoated and coated soda-lime-silica
glass substrates due to their smooth surface and low content of some detrimental ions such
as Na+ [133].
Nowadays, commercial display glasses are made of alkali-free borosilicate glass. The
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Table 5.1: Properties of different AMLCD glass substrates (adopted from [2]).
Property Pyrex Soda-lime
float
Corning
7059
Corning
1737
Eagle
2000
Eagle
XG
Year of
commercialization
- - 1984 1994 2000 2007
Alkali content,
weight % Na2O
4 4-12 0.1 ≤0.05 ≤0.05 ≤0.05
CTE (ppm/K) 3.3 8.7 4.6 3.8 3.2 3.2
Strain point (◦C) 505 500 590 670 - 670
alkali-free borosilicate glass is substantially free of alkalis, a desirable feature for TFT ap-
plications [134] as alkali ions could degrade TFTs performance and reliability. It is well
known that the low alkali content of these glasses minimizes the diffusion of alkali ions
from the substrates to thin films. Furthermore, this type of glass has a low coefficient of
thermal expansion (CTE) and a high strain point, both critical in enabling a glass substrate
to withstand high processing temperatures and to ensure precision registration during litho-
graphic processes [134, 135]. Table 5.1 lists some properties of old and recent AMLCD
substrates.
Despite the advantages that these glasses offer, some previous studies have shown that
the performance and reliability of top-gate poly-Si TFTs is degraded by out diffusion of
some elements from the borosilicate glass substrates to the active layer [136, 137]. Ele-
ments such as aluminum, sodium, and barium can act as dopants or induce trapped charges
in the device region, thus degrading the TFT performance [136, 137].
Glass contains many different elements which could also diffuse into IGZO layer and
affect the IGZO device performance. Our group with cooperation of Professor Kamil Kliers
group at Lehigh university has shown that some of these elements introduce states with in
the band gap, while others just modify the energy band gap. For instance, it has been
shown that B and Al substituents for Ga are benign, only modifying the energy band gap
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spin-up   spin-down
optimized In8Ga7VZn8O32
V+3 creates filled spin-up levels close to TVB 
and empty levels cutting through CB
Figure 5.1: Illustration of new states created in the energy band diagram of IGZO after
introducing Vanadium. [Courtesy of Professor Kamil Klier at Lehigh University]
(B decreases while Al increases Eg) but not creating any intra-gap states; P, As, Sb and
Bi introduce new intra-gap broad bands; Sb qualifies as a shallow donor; and finally V
introduces new filled states at the top of the valence band as shown in Figure 5.1. These
new energy states may affect mobility, threshold voltage or device reliability.
A way to overcome the impurity diffusion issue, is via the deposition of diffusion-
barrier layers such as silicon oxide or silicon nitride on the glass substrates by chemical
vapor deposition [137, 138]. It has been also reported that some glass surface treatments
such as the RCA clean is equally effective in suppressing out diffusion problem by de-
pleting the glass surface from boron, sodium, and some other glass components, leaving
behind a silica-rich surface layer [139]. The glass surface that results from a treatment is
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known in general as an engineered surface. The study herein examines the impact of en-
gineered glass surfaces on performance and reliability of bottom-gate a-IGZO TFTs. To
the best of our knowledge, this is the first study on the effect of engineered surfaces on the
performance and reliability of bottom-gate oxide TFTs. Even though in this TFT structure
the active layer is not directly in contact to the glass substrate surface, this study shows that
engineered glass surfaces have beneficial effects on both the TFT performance and long
term reliability. In section 2, we discuss our experimental approach related to substrate
treatment and IGZO TFT fabrication and testing. In section 3, we present the experimental
results on the effect of glass treatment on IGZO TFT performance and reliability and we
propose and discuss the potential mechanism involved. Finally, in section 4, we summarize
our work.
5.2 Experimental
5.2.1 Glass Substrate treatment
This study used Corning Lotus glass substrates, which are commercial TFT-grade alkali-
free borosilicate glasses; all substrates were 0.5 mm thick and 150 mm in diameter. The
substrates were divided into three groups. The first set of the substrates referred to as type
A, were reference glass substrates receiving no special treatments. Prior to the onset of
the TFT fabrication process, the type A substrates were cleaned with Bakers PRS-3000TM
positive photoresist stripper, followed by a megasonic clean using deionized water. The
substrates referred to as type B and type C had engineered surfaces which were obtained
by treating the glass substrates. The difference between the type B and type C was the
duration of this treatment which was longer for the type C. AFM measurements (results not
shown here) indicated that the glass substrate treatment did not increase the arithmetic mean
surface roughness. The substrates referred to as types B and C received only a megasonic
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Figure 5.2: (a) Schematic cross section of bottom-gate a-IGZO TFTs. (b) Optical photo-
graph of a fabricated TFT
deionized water clean just before the onset of the TFT fabrication process.
5.2.2 TFT fabrication
Figure 5.2 shows a schematic cross-sectional view and an optical photograph of a fabricated
TFT. As it can be seen in Figure 5.2(a), the TFTs have a modified inverted, staggered
structure with an etch stopper. Referring to Figure 5.2, the TFT channel length is equal to
the lateral separation of the two source and drain contact windows, while the TFT channel
width is the dimension of the etched a-IGZO island along the direction perpendicular to
the channel length. A variety of TFT geometries were fabricated and tested; a total of 41
functional dies, with each containing a variety of TFT geometries, were tested on each
150mm glass substrate as shown in Figure 5.3.
Two separate fabrication runs (or lots) were processed in order to verify that the effect
of the glass treatments were reproducible. In both lots the glass treatments were identical
with only minor changes in the TFT fabrication processes. The fabrication process for the
first lot is as follows. First a 140-nm-thick metal layer of AlNd (Aluminum doped with
Neodymium) was deposited by sputtering and patterned to form the gate electrode. Then,
the gate dielectric, 110 nm of SiO2, was deposited by plasma-enhanced chemical vapor
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Figure 5.3: Photograph of all dies on a 150 mm glass substrate
deposition (PECVD) at 300◦C. Next, a 50-nm-thick layer of amorphous indium-gallium-
zinc-oxide (a-IGZO) was deposited by reactive RF sputtering at room temperature from a
target that had a composition of In2O3:Ga2O3:ZnO equal to 1:1:1 mol %. The IGZO sput-
tering was done at a deposition pressure of 0.85 Pascal (gas mixing ratio of O2/Ar: 1/10)
using a power density of 0.8 W/cm2. In order to protect the a-IGZO layer from damage or
any contamination during subsequent processing, a 50 nm SiOx layer was deposited by RF
sputtering from a quartz target, without breaking the vacuum. After defining the TFT active
region by photolithography, the SiOx and a-IGZO layers were dry and wet etched, respec-
tively. An additional 50 nm SiOx layer was then deposited by RF sputtering; the combined
100 nm of SiOx served as the IGZO passivation layer and as an etch stopper during the
formation of the metal electrodes. Prior to metallization, source and drain contact windows
were photo lithographically defined and then formed by dry etching. Finally, a double layer
of AlNd/Mo was sputtered and patterned to form the source and drain electrodes. As a post
treatment, all wafers were annealed at 300◦C for a total of three hours in nitrogen ambient.
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To evaluate the reproducibility of the results reported earlier, a second experiment was
conducted to fabricate a-IGZO TFTs on another set of the substrates of type A, B, and C.
In the second experiment, the a-IGZO TFTs had a structure identical to that of the above
discussed first lot. Likewise, the glass substrate treatments for the type A, B, and C sub-
strates were identical to their counterparts from the first experiment. The only processing
differences of the second experiment were: a) the use of a double layer of Ti and AlNd as
the source and drain contact material instead of the double layer of Mo and AlNd used in
the first experiment; b) the use of a thinner a-IGZO layer, 40 nm compared to 50 nm of the
first experiment; and c) a total annealing time of only 1 hour in nitrogen at 300◦C compared
to the 3 hours of the first experiment.
5.2.3 TFT Testing Procedure
As stated in Section 5.2.1, a total of 41 dies were tested from each 150 mm glass sub-
strate and on each die, TFTs with different geometries were measured using an automated,
light tight, shielded probe station. The TFT characteristics were obtained using a computer
controlled HP 4145B semiconductor parameter analyzer. Figure 5.4 shows typical transfer
curves of a TFT obtained at two drain to source biases: +10 V and +0.1 V. A bias stress test
was also performed for certain TFTs in the saturation region of the device, at room temper-
ature. The bias stress conditions were as follows: a gate to source (VGS) voltage of 20 V, a
drain to source (VDS) voltage also of 20 V, and time duration of 104 seconds. The stressing
was periodically interrupted at certain times to obtain the TFT transfer characteristics at
a VDS = 0.1 V, so the evolution of the TFT parameters as a function of time can be latter
extracted.
The transistor parameters were extracted from the drain to source current versus gate
voltage [IDS(VGS)] characteristics obtained by sweeping the gate to source voltage from
+20 V to -10 V while keeping the drain to source bias low (VDS = 0.1 V). The field-effect
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Figure 5.4: Typical transfer characteristics of a-IGZO TFTs
mobility was extracted as shown by Equation (5.1) from the maximum transconductance
gm, which is the maximum slope of the IDS(VGS) characteristics. The other parameters in
Equation (5.1) are as follows: Ci is the gate capacitance per unit area, L and W are the
channel length and width respectively, and VDS is the drain to source bias.
µFE =
Lgm
WCiVDS
(5.1)
The threshold voltage was extracted using the linear extrapolation method from the IDS(VGS)
characteristics. The subthreshold swing, S, was obtained as the reciprocal of the maximum
subthreshold slope of the linear region in the semi-log transfer characteristics.
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5.3 Results and discussions
Sections 3.1 and 3.2 discuss the effect of glass surface treatment on the performance and
reliability of IGZO TFTs having a particular geometry, i.e. length of 16 µm and width of
10 µm. This particular geometry was chosen because it has the highest population of TFTs
among all the various geometries included in all 41 dies across the 150mm substrate shown
in Figure 5.3; a total of 4 TFTs per die or 164 per glass substrate were tested using the
automatic probe station discussed in Section 5.2. As it is shown there is a statistically sig-
nificant beneficial effect of the glass treatment on TFT performance and reliability. Section
3.3, discusses the effect of glass surface treatment on the performance of TFTs with other
geometries and as it is shown the effect of the glass treatment is present in all tested geome-
tries. In Section 3.4, we present the results of the second follow up experiment intended to
replicate the results of the first experiment, and as it is shown the results are reproducible.
5.3.1 The effect of substrate treatment on performance of IGZO TFTs
Figure 5.5 shows box plots and distribution of field-effect mobility values in IGZO TFTs
from the first lot fabricated on the various types of glass surfaces; as stated above, data
from a total of around 160 TFTs per substrate having L = 16µm and W = 10µm were used
to generate these plots. As it is evident by Figure 5.5(a) and Figure 5.5(b), TFTs on an
engineered surface that was obtained with the longest treatment, i.e. glass substrate type
C, exhibit the highest mobility with a median of 11.5 cm2V−1s−1. In contrast, TFTs on
an untreated glass substrate, i.e. glass substrate type A which served as control, exhibit the
lowest mobility with a median of ∼ 8.4 cm2V−1s−1. The median of field-effect mobility
for devices on substrate B is ∼ 10 cm2V−1s−1; a value lower than that of the substrate C
but higher than that of the substrate A. Box plots presented in Figure 5.5(a) also show that
90% of mobility values recorded for TFTs on the substrate A are lower than almost 50% of
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Figure 5.5: (a) Box plots representing field-effect mobility as a function of substrate type.
(b) Cumulative statistical distribution of mobility for TFTs on type A, B, and C substrates
mobility values recorded for TFTs on the substrate B and 90% of mobility values recorded
for TFTs on the substrate C.
The lower observed mobility in TFTs on type A substrates can be attributed to the
impurity out-diffusion of the glass substrate components to the active layer where they act
as scattering centers. Considering that many of these impurities are present in the surface
of an untreated glass substrate, it is possible that diffusion of certain elements from the
glass surface into the a-IGZO layer during the high temperature deposition of PECVD
gate dielectric or during the final annealing step to be responsible for the observed lower
mobility in TFTs on the untreated glass substrate.
Figure 5.6 shows the median of threshold voltage in TFTs on substrates A, B, and
C which are about 9.9, 8.6, and 6.6 V, respectively. A high value for threshold voltage in
TFTs on substrate A suggests that the IGZO active layer and IGZO/gate-dielectric interface
in TFTs made on the untreated substrate of A have the highest concentration of negatively
charged impurity-related traps when compared to TFTs on the treated substrates of B and C.
The results in Figure 55.6(a) and Figure 5.6(b) also reveal that all TFTs on substrate C have
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Figure 5.6: Box plots representing threshold voltage as a function of substrate type. (b)
Cumulative statistical distribution of threshold voltage for TFTs on type A, B, and C sub-
strates
lower threshold values than the median of threshold voltage (8.6 V) observed in TFTs on
substrate B. These results demonstrate the beneficial effect of a glass substrate treatment
and show that the IGZO TFT threshold voltage can be affected by the out-diffusion of
glass impurities which can cause charge build up in the IGZO active layer or IGZO/gate-
dielectric interface.
Figure 5.7 shows the distribution of subthreshold swing values for the TFTs on the
substrates A, B, and C. Unlike the data presented earlier for the field-effect mobility and
threshold voltage, TFTs on the substrate B display the best performance in terms of the
subthreshold swing among the three groups. Nevertheless, the level of impurity-related
defects at the gate-dielectric/IGZO interface for TFTs on the untreated and treated glass
substrates can be assessed as the TFTs on the substrate A, on average, exhibit the largest
subthreshold swing values. This suggests an inferior quality of the interface for the TFTs
on the untreated glass substrate of A compared to the TFTs on the treated substrates of B
and C. Therefore, consistent with the results obtained for the threshold voltage, the results
indicate that a higher density of interface traps is present in TFTs on the substrate A which
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Figure 5.7: (a) Box plots representing subthreshold swing as a function of substrate type.
(b) Cumulative statistical distribution of subthreshold swing for TFTs on type A, B, and C
may have originated from impurity out-diffusion from the glass substrates.
It has been previously reported that the concentration of metallic impurities is strongly
related to the substrate and/or its coating [140, 141]. In this study, the glass impurities can
diffuse into the gate-dielectric during the gate dielectric deposition and into the a-IGZO
layer or its interface with the gate dielectric interface during the post-annealing step. When
present in high concentrations, they may have a detrimental effect as the one presented.
Glass substrates with engineered surfaces minimize this detrimental effect, thereby the TFT
performance improves significantly when transistors are fabricated on a treated glass.
5.3.2 The effect of substrate treatment on bias stress stability of a-
IGZO TFTs
In display applications, TFTs used for switching and driving purposes usually undergo
high drain and gate biases for a prolonged duration of time. As a result, bias stability of
a-IGZO TFTs becomes very important. In this regard, we examined the stability of a-IGZO
TFTs under simultaneous drain-to-source and gate-to-source bias stress. From each glass
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Figure 5.8: Evolution of transfer characteristics under bias stress (VD =VG = 20V)
substrate, a total of 13 TFTs withL = 16µ m and W = 10µm were subjected to a bias stress,
whereby VG = VD = 20V while the source was grounded. Figure 5.8 shows the evolution
of TFT characteristics as a function of stress time. After 104 seconds of stress, an increase
in threshold voltage and a degradation in the device ON-current are observed.
The positive shift in threshold voltage can be explained by the hot-carrier effect in-
duced by the high drain bias. Hot-carriers, generated at high drain bias, can induce trap-
states thereby a higher gate voltage is needed to form the channel comparing to the initial
state. The reduction in the ON-current can also be ascribed to trap-states-induced mobility
degradation, as negatively charged traps can act as scattering centers [142–145].
Figure 5.9 presents the percentage change in mobility in TFTs fabricated on the un-
treated and treated glass substrates as a function of the aforementioned bias stress. The
percentage change in mobility was defined as (µa−µb)/µb where a and b refer to before
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Figure 5.9: Change in field-effect mobility (in percent) as a function of time and type of
the substrate
bias stress and after bias stress, respectively. As displayed, TFTs on substrate A exhibit the
largest degradation in the field-effect mobility. The smallest average change in mobility is
observed for TFTs fabricated on the substrate type C which had the longest treatment. Fur-
thermore, the TFTs on the untreated glass substrate, i.e. type A, exhibit the largest standard
deviation for this change-in-mobility parameter. This indicates that the degradation of the
TFTs located on different regions of the substrate is not uniform.
A trend similar to the percentage-change-in-mobility can be observed for the threshold
voltage presented in Figure 5.10. As it can be seen, the TFTs on the substrate C have the
least amount of change in the threshold voltage while those on the substrate A exhibit the
largest shift in the threshold voltage. It should be noticed that in all cases during bias stress
we have a positive shift of the threshold voltage indicating build-up of negative charges
either within the channel layer or the IGZO/gate-dielectric interface. Since the largest
increase in threshold voltage is observed for TFTs fabricated on the untreated glass (type
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Figure 5.10: Change in threshold voltage (in percent) as a function of time and type of the
substrate
A), we can conclude that the out-diffusion of impurities from the glass substrate to the
active region is a contributing detrimental factor to TFT reliability.
In summary, the above results show that there is a statistically significant effect of the
glass treatment on the performance and long term reliability of IGZO TFTs whereas TFTs
on a treated glass exhibits higher mobility, lower threshold voltage and improved long term
reliability.
5.3.3 Effect of device geometry
In the previous sections, we reported on the performance and reliability of a-IGZO TFTs
with an identical geometry of L = 16µm and W = 10µm on treated glass substrates and
compared them to the characteristics of TFTs on untreated glass substrates. As it was
shown the glass treatment improved the TFT performance and long term reliability. How-
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ever, the above results were for a particular TFT geometry. In order to verify that the
positive impact of the glass treatment does not depend upon the TFT geometry we char-
acterized a variety of TFT geometries having lengths in the range between 10 to 26 µm
and widths in the range of 8 to 80µm. Figure 5.11(a) and Figure 5.11(b) display the aver-
age and standard deviation for the filed-effect mobility and threshold voltage of the TFTs
having various channel lengths. In the graphs of Figure 5.11(a) and Figure 5.11(b), each
column (or bar) represents properties of close to 70 TFTs with an identical channel length
(TFTs in each column do not have necessarily an identical width). As it can be seen a
similar trend to the one observed for devices with geometry of L = 16µm and W = 10µm
exists for all tested geometries; TFTs fabricated on the treated substrates show a better
performance with respect to devices on the untreated substrates. The best performance is
observed for the TFTs on type C substrate as they exhibit the highest mobility and lowest
threshold voltage values, on average.
5.3.4 Verification of the results by replicating the experiment
To evaluate the reproducibility of the results reported earlier, a second experiment was
conducted to fabricate a-IGZO TFTs on another set of the substrates of type A, B, and C.
In the second experiment, a-IGZO TFTs with a structure identical to that of earlier TFTs
were fabricated on glass substrates that received same treatment as in the first one. There
were few processing differences between the two experiments as discussed in Section 5.2,
related to thickness of IGZO, the source and drain metallization and total annealing time.
Figure 5.12(a) and Figure 5.12(b) compare the average and standard deviation for the field-
effect mobility and threshold voltage values of the TFTs in the first and second experiments.
It should be noted that the average and standard deviation values are calculated considering
the characteristics of the TFTs of all geometries (around 350 TFTs on each substrate).
As it can be seen in the Figure 5.11, TFTs on the treated substrates excel in performance
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Figure 5.11: (a) Field-effect mobility. (b) Threshold voltage of a-IGZO TFTs as a function
of the substrate type and the TFTs channel length
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Figure 5.12: Comparison of average and standard deviation of (a) field-effect mobility and
(b) threshold voltage for all TFTs tested in the first and second experiments
with respect to TFTs on the untreated substrates in both experiments. These results further
validate the impact of the substrate treatment on the properties of a-IGZO TFTs.
In summary, we investigated the effect of engineering the surface of a glass substrate
on the performance and reliability of bottom-gate amorphous indium-gallium-zinc oxide
thin film transistors (a-IGZO TFTs) by comparing the characteristics of TFTs fabricated
on treated glass substrates to those on untreated ones. We found that a glass engineered
surface significantly enhances the TFT characteristics as evident by the higher mobility,
lower threshold voltage and improved reliability of TFTs on treated glass substrates. These
effects were evident across a variety of TFT geometries. Furthermore, the observed results
were reproducible in two separate fabrication experiments. This comprehensive study sug-
gests that the performance and reliability of a-IGZO TFTs can be significantly enhanced
by treating the glass substrates prior to the onset of IGZO fabrication.
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Chapter 6
Study of channel length and channel thickness dependency
of a-IGZO TFT performance induced by the source and
drain metal contacts
6.1 Introduction
Amorphous oxide semiconductors and in particular, amorphous indium-gallium-zinc oxide
(a-IGZO) thin films are gaining considerable interest for display and flexible electronics ap-
plications. At present, thin film transistor technologies based on hydrogenated amorphous
silicon (a-Si:H) and polycrystalline silicon (poly-Si) are widely utilized in production of
flat panel displays. However, the low mobility in a-Si:H TFTs limits their applications
in large high resolution displays. Poor stability of a-Si:H TFTs also limits their use in
AMOLED display applications. The cost of the poly-Si TFT is considered to be relatively
high. Furthermore, the grain boundaries present within poly-Si deteriorates device perfor-
mance uniformity. These are some reasons for the ever increasing interest for developing
metal oxide semiconductors like a-IGZO TFTs. Studies have shown that a-IGZO are supe-
rior to a-Si:H and organic semiconductors in terms of stability. Other reported advantages
of amorphous metal oxides such as a-IGZO include good uniformity, high mobility, and
feasibility of room temperature processing; these advantages make them good alternatives
to both silicon based and organic semiconductors for display and other large area electronic
applications [4, 16, 146].
As discussed in Chapter 2 bottom gate a-IGZO TFTs with an etch-stop structure are
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popular in the display industry. However, one main drawback of this structure is its high
parasitic capacitance induced by the large overlap between the source (or drain) electrode
and the gate electrode. The overlap is essential as a misalignment margin in the photolitho-
graphic process for defining the gate electrode but proportional to its area, it causes a RC
delay in the TFT array.
Another important factor in the bottom-gate etch-stop TFT configuration is the effect
of the TFT channel length. The TFT channel length is usually∼2-5 µm in real AMLCD or
AMOLED display applications. However, it is of essential importance to reduce the chan-
nel length as much as possible in order to improve the overall display resolution. Therefore,
the effect of varying channel length on the device performance needs to be understood.
The study herein reports on the fabrication and characterization of bottom-gate a-IGZO
TFTs having a modified etch stopper structure with source/drain contact windows on glass
wafers. The effect of annealing time, the channel length, and also the source/drain contacts
on the device performance in terms of mobility, on/off current ratio, average off current,
threshold voltage, and sub threshold slope is also investigated.
This chapter starts with an overview of a-IGZO TFT source/drain series resistances, an
important subject for studying the TFT source/drain contacts and their effects on the TFTs
effective channel length. In this regard, two methods, transmission line and VGS dependent
series resistance, for evaluating the TFT series resistance will be discussed. Then, our
experimental approach for realizing bottom-gate a-IGZO TFTs having different channel
lengths on 6-inch glass substrates is described. Afterwards, the device characteristics as
a function of channel length is investigated. The effect of source/drain contacts on the
properties of TFTs including their effective channel lengths will also be discussed. Finally,
the results of an additional study are presented where the effect of two types of source/drain
electrode materials (Molybdenum versus Titanium) on the TFTs effective channel length is
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investigated.
6.1.1 a-IGZO TFT source-drain series resistances
A comprehensive analysis of a-IGZO TFTs includes the extraction of the TFT source-
drain series resistances. The term “channel length” is generally defined as the physical
distance between the source and drain metal electrodes. However, such definition may
fail to illustrate the actual scheme of the TFT operation. In reality, the TFT operation
is not only affected by the electrical characteristics of the conduction channel itself but
also influenced by the parasitic series resistances at the source and drain regions. The ori-
gin of this parasitic series resistance can be just the non-negligible contact resistance at
the metal/semiconductor interface. However, in a bottom-gate inverted-staggered config-
uration such as the one presented in this chapter, because the electrons need to traverse
through the bulk semiconductor layer, the parasitic series resistance is also affected by the
bulk semiconductor resistance under the source-drain electrodes as illustrated in Figure 6.1.
6.1.2 Transmission-Line Method
The parasitic series resistances can be extracted using the well-known transmission-line
method (TLM) in which a series of TFTs having different channel lengths are measured
at low drain biases so that the effect of space-charge-limited-currents (SCLC) can be ne-
glected [147]. Based on the TLM theory [148–151], the total TFT On-resistance (RT ) is a
summation of the total (source + drain) series resistances plus the TFT channel resistance
as follows:
RT =
VDS
IDS
= rchLeff +2RS/D (6.1)
where rch is the channel resistance per channel-length unit, 2RS/D is the total series resis-
tances, and Leff is the effective channel length which incorporates the channel length bias
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Figure 6.1: A TFT cross section representing the source and drain series resistances
(∆L) using the relationship Leff = L+2∆L.
From Equations (6.1) and (2.10), the RT as a function of the apparent field-effect mo-
bility and the apparent threshold voltage can be obtained as follows:
RT =
Leff
µEFCoxW (VGS−Vth) (6.2)
Equation (6.2) can also be applied to an intrinsic TFT (with no S/D series resistances).
In such a case, the RT defined in equation (6.1) is reduced to the channel resistance per unit
length only and can be rewritten as a function of intrinsic mobility and intrinsic threshold
voltage as the following:
rch =
1
µFE intrinsicCoxW (VGS−Vth intrinsic) (6.3)
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6.1.3 VGS dependent series resistance
Implicit in the TLM theory is the assumption that RSD is VGS independent. However, as
mentioned earlier, the RSD is caused not only by the contact resistance at the semiconduc-
tor/metal interface but also the bulk resistance below the source/drain electrodes. Thereby,
as the bulk resistance is dependent on VGS, the assumption made in the TLM method is not
accurate.
In general, the TFT series resistances are closely related to the overlap between the
source (or drain) contact and the gate contact. Besides, the TFT current does not usually
flow through the whole source and drain contacts but is only limited to a specific portion
of the contact. Figure 6.2(a) presents a scheme of the current flow mechanism near the
source electrode. As presented, the channel current is first distributed in the channel and
then upward toward the source electrode, a process closely related to the bulk resistance
and thereby to the VGS. Figure 6.2(b) shows a simplified model to derive a mathematical
formula for analysis. The methodology presented here has been developed by Kanicki for
a-Si:H TFTs [149]. At the source side, the change of the horizontal current in the channel
(Ich) at position x can be expressed as the following
dIch(x)
dx
=−WJch(x) (6.4)
with
Jch(x) =
Vch(x)
rceff
(6.5)
and
rceff = rB + rC (6.6)
where W is the channel width, Jch(x) is the vertical current density at position x, Vch(x) is
the voltage in the channel at position x, rB is the vertical bulk resistivity in Ω-cm2, and rC
96
is the vertical contact resistivity in Ω-cm2.
The change of Vch(x) along the x direction can be expressed as:
dVch(x)
dx
=−Ich(x)rch (6.7)
Differentiating Equation (6.7):
d2Vch(x)
dx2
=−rch dIch(x)dx (6.8)
and by incorporating Equations. (6.4), (6.5), and (6.6), we have:
d2Vch(x)
dx2
=
rchW
rceff
Vch(x) =
1
L2T
Vch(x) (6.9)
where LT is defined as the transfer length of the source (drain) series resistance at a fixed
VGS as the following: and by incorporating Equations. (6.4), (6.5), and (6.6), we have:
L2T =
rceff
Wrch
(6.10)
The boundary conditions for Equation (6.9) are:
dVch(x)
dx
|x=0 =−I0rch (6.11)
and
dVch(x)
dx
|x=d = 0 (6.12)
where I0 is the total TFT drain-to-source current. Equation (6.9) can then be solved analyt-
ically:
Vch(x) = I0rchLT
cosh((x−d)/LT )
sinh(d/LT )
(6.13)
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Figure 6.2: (a) Representation of the transfer length, LT and (b) an equivalent circuit near
the source electrode as a distributed resistive network to model the current distribution
(adapted from [4]). I0 is the total current, Ich(x) is the horizontal current, and Jch(x) is the
vertical current density at position x
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Figure 6.3: The normalized S/D series resistances (2RS/D×W ) of a bottom-gate a-IGZO
TFT with an etch-stop structure as a function of VGS
The series resistance RS/D in ohms can then be expressed as:
RS/D =
Vch(x = 0)
I0
= rchLT coth(
d
LT
) (6.14)
Experimentally, the values of RS/D and rch can be determined from the y-intercept and
linear fits to Equation (6.1). Therefore, LT can be numerically calculated from Equation
(6.14). Besides, as in our a-IGZO TFTs, d/LT  1, Equation (6.14) can be simplified to:
LT =
RS/D
rch
(6.15)
Figure 6.3 presents the RSD versus the gate voltage for a TFT with Mo/AlNd source-drain
electrode.
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6.2 Experimental
Figure 6.4 shows a photograph and a cross sectional view of the TFT structure. The bottom-
gate TFTs were fabricated by first depositing 140 nm of Aluminum doped with Nd (AlNd)
onto 150 mm Corning LOTUS glass substrates and patterning the aluminum film by lift-off
in order to form gate electrodes. A 120-nm-thick SiO2 layer was then deposited by PECVD
to serve as the gate dielectric. RF sputtered 50 nm of IGZO thin film formed the active layer
of the TFTs. Deposition was done at 150 W from a 150 mm target in an argon/oxygen
ambient at a deposition pressure of 6 mtorr. A 50 nm RF-sputtered SiO2 film served as
the first passivation layer (active passivation layer shown in Figure 6.4 (b)) which protected
the surface of the underlying IGZO film during subsequent processing steps. The SiO2 and
IGZO layers were patterned by dry and wet etching processes, respectively. Then, a second
50 nm SiO2 passivation layer was deposited in order to protect the edges of the IGZO film
and provide additional protection on its top surface. Afterwards, two different patterning
and dry etching steps were performed in order to form the contact windows on top of the
source and drain regions as well as to open the gate pads as shown in Figure 6.4. Finally, a
double layer of Mo/AlNd electrode formed the source and drain electrodes through a lift-
off process. The device fabrication was then completed by a thermal annealing at 300◦C
in nitrogen ambient; various annealing times were investigated. TFTs having a variety of
geometries in terms of channel length and width were fabricated on each glass wafer; a
total of twelve wafers were used. From each wafer, a total of 41 dies were characterized
at room temperature under dark condition using an HP 4145A semiconductor parameter
analyzer and an automated probe station.
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Figure 6.4: (a) Top-view photograph of fabricated TFT (b) schematic cross-sectional view
of TFT structure
6.3 Results and discussion
Typical transfer and output characteristics for a-IGZO TFTs are shown in Figure 6.5. De-
vice transfer characteristics and gate leakage current were measured at VDS = +0.1V and
+10 V for a VGS in the range of −10 to +20 V. Mobility was extracted from the maximum
transconductance while the threshold voltage was obtained using the linear extrapolation
method from the characteristics obtained at VDS = 0.1 V using the following equation:
IDS =
W
L
µFECoxVDS(VGS−Vth) (6.16)
where µFE is field effect mobility, Cox is the dielectric capacitance per unit area, and W is
the channel width. Channel length, L, is defined as the distance between source and drain
contacts (figure 6.4(b)). TFTs with length of 16 µm and width of 10 µm showed an average
field effect mobility of 15.5 cm2/Vs (with standard deviation of 2.5) and threshold voltage
of 4.8 volts (with standard deviation of 1) after a total of three hours annealing in nitrogen
ambient.
It was reported [152] that thermal annealing reduces the density of shallow localized
states beneath the conduction band minimum and thereby improves electron transport in
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(a) (b)
Figure 6.5: (a) Output characteristics of a TFT with L = 16µm and W = 10µm for VGS
values starting from 8V and with increments of 3 V (b) Transfer characteristics of the same
device for VDS biases of 0.1 V and 10 V
amorphous metal oxide semiconductors. In our case, increasing the annealing time im-
proved both the electrical characteristics of TFTs of all geometries and also increased the
number of functional devices.
Figure 6.6 displays the TFT fabrication yield as a function of annealing time and chan-
nel length. All TFTs before the first anneal were non-functional (in a non-conductive
phase). After a total of three hours, almost all short channel length (i.e. L < 20µm) and
around half of the long channel length (i.e. L > 20µm) devices became functional. Further
annealing (results not shown) improved the performance of remaining long length TFTs to
the point to show good characteristics. However, the performance of short channel TFTs
in terms of mobility and threshold voltage was degraded. Therefore, a maximum of three
hour annealing was considered as the standard annealing time in our experiment.
As figure 6.7 shows the long channel length devices in a thicker IGZO layer (figure
6.7(a)), located around the center of each glass wafer, required more annealing time than
devices fabricated in a thinner IGZO layer located around the edge (figure 6.7(b)). The
IGZO thickness variation between the center and the edge were ∼20%. Figures 6.7(a)
and 6.7(b) display electrical parameters of TFTs having the same width and thickness as a
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Figure 6.6: Effect of annealing time and channel length on TFT yield
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(a) (b)
Figure 6.7: Transfer characteristics as a function of channel length and annealing time for
devices located at (a) center and (b) edge of the substrate. Drain voltage and TFT width are
0.1V and 20 µm, respectively
function of channel length. As it is seen, shorter channel TFTs exhibit better performance.
It should be noted that the trend in TFT operation illustrated in figure 6.7 and figure 6.8 was
repeated in all devices (around 6000 TFTs) fabricated on twelve wafers. While the TFT
parameters were slightly different from wafer to wafer due to process variations, all TFTs
on each wafer showed similar behavior in terms of dependency of electrical parameters on
channel length.
To investigate this phenomenon further, the parasitic source-to-drain resistance and the
effective channel length were evaluated using TLM method [153] with TFTs having differ-
ent lengths. The TFT total resistance is defined by the following equation:
Rtot =
VDS
IDS
= RDS +
L−∆L
µeffCoxW (VGS−Vth)
(6.17)
where L is the physical channel length (distance between source and drain contacts), and
effective length (Leff ) is defined by Leff = L−∆L. Here, ∆L is an apparent channel length
reduction that can be obtained from the intersection point of the Rtot-length straight lines,
as shown in the Figure 6.9. µeff is the effective field effect mobility that is obtained by
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(a) (b)
Figure 6.8: (a) Mobility and threshold voltage (b) S value and on/off current ratio of TFTs
having the same width and thickness as a function of channel length
replacing L with Leff , and Cox is the gate dielectric capacitance per unit area. The width-
normalized RSD (RSDW ) is evaluated to be 51 Ω-cm. This observation confirms that low
ohmic contacts are formed in the present process. The length reduction of ∆L = 6.9µm
is consistent with that reported in literature for metal oxide TFTs with Mo electrode [154,
155]. Based on literature, we consider two possible explanations for the channel length
reduction and the channel length dependency of the TFT parameters in our experiment.
The channel length reduction might be attributed to diffusion of Mo into the a-IGZO
layer [154]. If this happens, Mo diffusion may decrease the effective channel length which
will result in higher output current. It has also been reported that in indium-zinc oxide TFTs
with molybdenum source and drain electrodes, the threshold voltage has a dependence
on channel length and this was attributed to the reduction of channel length [154] due to
molybdenum diffusion in the IZO. Figure 6.10 presents the carrier distribution across the
channel for short and long channel TFTs. As seen, the carrier diffuses from the contacts
into the channel. In other words, they are distributed from the high concentration region
to the low concentration region. As a result, the total amount of carriers in the channel
increases [156].
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Figure 6.9: Rtot vs channel length as a function of VGS for TFTs withW = 20µm. (The
characteristics were measured at VDS = 0.1V. The TFT channel thickness is 50 nm)
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Figure 6.10: Carrier concentration comparison in short and long channel TFTs
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The dependency of the threshold voltage on channel length in our IGZO TFTs might
be attributed to oxygen vacancies produced at the IGZO/Mo interface. It has been known
that electrical properties of metal oxides can be changed by modifying the oxygen content
of the film because the conduction electrons originate at oxygen vacancies [157–159]. It
was also reported [160–164] that in a-IGZO TFTs with metal electrodes; metal atoms can
diffuse into a-IGZO and change the thermodynamic equilibrium of a-IGZO. In a-IGZO
TFTs with Ti electrodes [163], Ti reacted with oxygen from the IGZO layer and generated
a thin Ti oxide layer at the IGZO/Ti interface. As a result, a highly conductive, oxygen
deficient region was formed in the IGZO layer under Ti electrode and a large negative shift
in threshold voltage was observed due to oxygen vacancies in a-IGZO layer. A similar
trend with IGZO TFTs having Al electrodes was reported [164]. Based on Gibbs free
energy data obtained from literature [160, 165], formation of MoO3 (∆G =−591 KJ/mol)
is thermodynamically more favored compared to In2O3 (∆G = −490 KJ/mol) at 300◦C
(annealing temperature in our experiment). Higher concentration of oxygen vacancies at
the Mo/IZO interface of TFTs with Mo electrodes was also reported [154].
Thereby, based on these reports and since Gibbs free energy calculation suggests that
Mo oxidation is favorable even at low temperature [166], we consider the same phe-
nomenon might be happened in this experiment. After diffusion of Mo into a-IGZO semi-
conductor, Mo atoms were oxidized and caused reduction of indium oxide resulting in an
increase of semiconductor conductivity. Since the concentration of oxygen vacancies in the
IGZO film induced by electrodes is higher in shorter channel length TFTs, these devices
will exhibit a lower threshold voltage.
As shown in Figure 6.4, a dependency between IGZO layer thickness and performance
of TFTs was also observed in TFTs having a long channel length. TFTs in thinner IGZO
located around the edge of each wafer displayed superior characteristics in a shorter time
compared to TFTs in thicker IGZO located at the center of a wafer. To investigate the effect
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Figure 6.11: Enhancement in TFT performance with Mo S/D contacts after decreasing
IGZO thickness by 20% (from 50 nm to 40 nm)
of active thickness on device performance, TFTs with standard active layer thickness (50
nm) as well as TFTs with 20% reduced active layer thickness (40 nm) were fabricated in
separate substrates.
Figure 6.11 displays the amount of improvements (increase in mobility and reduction in
threshold voltage and sub threshold swing values) after reducing the channel thickness as a
function of channel length. It is observed that all electrical parameters used to characterize
a TFT such as mobility, threshold voltage, sub threshold swing, on/off ratio, and average
off current were superior in thinner a-IGZO films. Specifically, improvement in mobility
and sub threshold swing were significant.
It has been reported [70, 167, 168] that an increase in mobility can presumably be
attributed to reduction in the number of positively charged ions in thinner actives. As
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the thickness increases, the number of charges and consequently the number of positively
charged ions increases which contribute to scattering phenomena and degrade the mobility.
One report [167] ascribed the reduction in sub threshold swing value to the fact that higher
number of positively charged ions in thicker films makes any abrupt change in source-to-
drain current harder. Reduction in average off current can also stem from the fact that the
active layers resistance increases with thinning active thickness which lowers the flow of
current from source to drain [167].
In our experiment, we consider another possible reason. As discussed earlier, oxygen
vacancies might be induced by electrodes and contribute to conductivity of semiconductor
films. In that case, thinner films would have higher density of oxygen vacancies and this
explains superior electrical parameters of thinner TFTs. It should be point out that higher
conductivity in thinner active TFTs is also evident from transfer characteristics plots of
Figure 6.7(a) and 6.7(b). At zero gate voltage, amount of drain current in a TFT located at
the edge area of a wafer, Figure 6.7(b), was significantly higher than the TFT with same
length, width, and annealing condition which was located at the center part of the same
wafer, Figure 6.7 (a). This indicates that amount of conduction electrons was higher in
thinner TFTs.
6.4 Effect of source/drain electrode material on the TFTs´
effective channel length
To further investigate the effect of source/drain contact material on the effective channel
length, a separate experiment was conducted where IGZO TFTs with two different types
of source/drain metal electrodes (Molybdenum and Titanium) were fabricated. It should
be noted that the channel width of all the TFTs in this additional experiment was chosen
to be 40-nm. This was because of the improved performance observed in thinner TFTs
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Figure 6.12: Rtot vs. channel length as a function of VGS for Mo-contact TFTs with W =
32µm (The characteristics were measured at VDS = 0.2V. The TFT channel thickness is 40
nm).
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Figure 6.13: Rtot vs. channel length as a function of VGS for ti-contact TFTs with W =
32µm (The characteristics were measured at VDS = 0.2V. The TFT channel thickness is 40
nm).
as discussed in the previous section. Figure 6.12 and Figure 6.13 present the effect of
contact material on the effective channel length. As discussed earlier, the effective channel
length of a TFT is shorter than its physical channel length. In an extreme case, the effective
channel length may be close to zero. In such condition, the TFT can not be switched off
irrespective of the amount of the negative voltage applied to its gate electrode. In our study,
the Ti-contact TFTs showed a more negative shift in the threshold voltage with respect to
Mo-contact TFTs This can be explained by comparing the ∆L for Ti-contact versus the
Mo-contact TFTs. As seen in Figure 6.12 and Figure 6.13, Ti-contact TFTs have a larger
∆L, so they have a shorter effective channel length with respect to the Mo-contact TFTs.
As a result, it is not surprising that Ti-contact TFTs showed a lower threshold voltage with
respect to the Mo-contact TFTs. These results are similar to what is reported for traditional
metal oxide semiconductor field effect transistors (MOSFETs) [169, 170].
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6.5 Conclusion
In conclusion, we have demonstrated bottom-gate a-IGZO TFTs having a modified etch-
stop structure with very good performance: an average field effect mobility of ∼15.5
cm2/V.s, threshold voltage of ∼ 4.8 V, sub threshold slope of ∼ 450 mV decade−1, on-
to-off current ratio of 108, and average off current of ∼ 10−13 for TFTs with channel
length and width of 16µm and 10µm, respectively. Annealing time resulted in a small
improvement in device characteristics but had a big effect on the number of functional
devices.
A dependence of device performance on the channel length and thickness was observed
and it was attributed to the diffusion and reaction of the metal source and drain electrode
with the IGZO channel layer. In particular, the effect of Titanium versus Molybdenum
source/drain electrodes where investigated.
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Chapter 7
Amorphous IGZO TFTs and circuits on conformable
aluminum substrate
7.1 Introduction
In recent years, flexible electronics and displays have attracted a lot of attention due to
their various merits such as light weight, thin profile, and ability to conform to any curved
surface, which may enable novel applications. The first requirement for realizing flexi-
ble displays such as AMOLED displays or e-papers is to fabricate TFT arrays with high
performance and good electrical stability. Conventional amorphous silicon (a-Si) TFTs
exhibit uniform electrical characteristics over large areas. However, their low mobility
(< 1cm2V−1s−1) and poor bias stability may limit their application in AMOLED displays.
On the other hand, polycrystalline silicon (Poly-Si) TFTs exhibit high field-effect mobility
(> 50cm2V−1s−1) and stable electrical performance but they suffer from significant is-
sues such as poor uniformity over large areas or costly crystallization processes. Recently,
a-IGZO TFT technology has been reported to deliver excellent uniformity, good device
performance (mobility∼ 10cm2V−1s−1), and good electrical stability. Furthermore, the
IGZO TFTs require only low process temperatures and their fabrication is simpler and thus
potentially lower cost compared to either of the two aforementioned silicon technologies.
These unique features make the a-IGZO TFT technology a promising candidate for flexible
electronics [125–129].
The second requirement for realizing flexible displays is to adopt suitable flexible sub-
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strate materials and processes that would enable high TFT yield and compatibility with
existing TFT fabrication facilities [171]. So far, polymer substrates such as polyethylene
terephthalate (PET) or polyethylene naphthalate (PEN) have been the basic contenders for
these applications due to their commercial availability and excellent flexibility. However,
there are major limitations associated with these substrates such as poor surface quality,
high oxygen and moisture permeability, low glass transition temperature (Tg), and large
coefficient of thermal expansion (CTE). As a result, surface planarization and reduced pro-
cessing temperature are often required [171]. In particular, the low Tg associated with
typical polymer substrates is a big obstacle for fabricating high performance oxide TFTs
since it prohibits, for instance, the use of high quality gate dielectrics such as SiOx (dielec-
tric constant k∼3.9) and SiNx (k∼7) which typically are deposited by plasma enhanced
chemical vapor deposition (PECVD) at temperature around 300◦C [172]. High quality
gate dielectric, having low bulk fixed charge density and low density of states at its inter-
face with the channel layer, is essential for obtaining metal oxide TFTs with low leakage
current, high mobility and good reliability [172]. Furthermore, PET and PEN substrates
restrict the process temperature to less than 200◦C which further limits the performance of
the a-IGZO TFT resulting in low field-effect mobility and poor bias stress stability, which
reduces the merits of oxide-based TFTs. To overcome this issue, there have been recently
a few reports of flexible oxide TFTs on polyimide (PI) substrates due to their compatibility
with higher processing temperatures, compared with the other common plastic substrates
[173]. However, PI substrates are generally considered costly. Furthermore, PI substrates
are processed via the use of rigid carrier plates and are separated from them after the fab-
rication is complete. This takes place through a bonding-debonding process which usually
poses some efficiency and yield issues [174]. For these reasons, further advances in devel-
oping engineered flexible substrates with enhance mechanical and chemical properties is
essential for continuing advances in the field of flexible electronics.
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Metal foils represent an excellent alternative to polymers for use as flexible substrates
[175]. They offer superior chemical resistance in a number of environments compared
to plastics, and they are compatible with high temperature processing [171, 175]. Fur-
thermore, the greater dimensional stability that metal-foil substrates offer allows for the
implementation of circuit designs with smaller feature size. High-performance high-speed
circuits are then feasible as gate lengths are significantly reduced. Due to the opacity of
metal foil substrates, they are not compatible with some technologies such as backlit AML-
CDs. However, self-emissive AMOLED displays are readily compatible with metal-foil
substrates [175]. Furthermore, metal-foil substrates are excellent barriers to diffusion of
water and moisture, and thus are superior to plastic substrates which require an additional
barrier layer if they are to be used for AMOLED displays. Up until now, high performance
a-Si and poly-Si backplane TFT processes have been demonstrated for conventional metal
substrates such as stainless steel [175]. However, stainless steel is considered heavy and
cost-prohibitive. Other drawbacks of metal foils are their high surface roughness which ne-
cessitates either polishing of the foil or planarization prior to the fabrication of the thin-film
devices. Metal foils also require an insulating coating due to their high electrical conduc-
tivity [175, 176].
We investigated the use of engineered aluminum substrates for fabrication of high-
performance a-IGZO TFTs, using conventional lithographic and etching processes that are
compatible with existing TFT fabrication technologies. Aluminum substrates can easily
withstand high processing temperatures [176]. They are also excellent barriers against
moisture and oxygen. These and other unique merits of aluminum substrates, such as low
cost, ease of recycling, high corrosion resistance, and light weight, make them a suitable al-
ternative to conventional plastic and stainless steel substrates [176]. Despite the significant
advantages that aluminum is offering, there is limited information about characteristics of
TFTs of any kind (organic or inorganic) fabricated on aluminum substrates.
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Figure 7.1: Surface topology of an engineered aluminum substrate
7.2 Experimental
Aluminum sheets with the thickness of ∼ 480µm were used as the substrates in this ex-
periment for the fabrication of a-IGZO TFT devices and circuits. The particular thickness
chosen in this study enables a finished electronic system to conform to a curved surface
while the substrate can be free standing during device processing. These substrates, man-
ufactured and engineered by Alcoa Incorporation, had a smooth surface and an insulating
layer on both sides of the substrate in order to electrically isolate the substrate and to bal-
ance the stress. An atomic force microscopy (AFM) image (Figure 7.1) showed a root-
mean-square (rms) surface roughness of less than 10 nm with a Zmax of less than 50 nm
for the engineered aluminum substrates. It should be mentioned that improvement in sur-
face characteristics of the substrates was crucial for achieving high performance devices as
several studies have shown that high surface roughness of a substrate can lead to inferior
properties of the gate dielectric as well as significant degradation of molecular structure of
the active layer [177].
The a-IGZO TFTs in our experiment (Figure 7.2) had a modified bottom gate etch
stopper structure and were fabricated with a maximum process temperature of 300◦C. The
etch stopper structure was incorporated to prevent plasma induced damage to the active
layer which could degrade device performance [178].
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Figure 7.2: Top view optical microscope image of a fabricated TFT (b) Active region of
the same TFT (c) A part of TFT arrays on the aluminum substrate (d) Drawing of cross-
sectional view
Square plates 125× 125mm2 were prepared from larger aluminum sheets and were
used as free standing substrates during TFT processing. As shown in Figure 7.2, a bottom
gate electrode was first formed by patterning a 120 nm thick AlNd (aluminum doped with
Nd) layer that was deposited by sputtering. Afterwards a 110 nm thick silicon dioxide
film was deposited, to serve as gate dielectric, by plasma enhanced chemical vapor depo-
sition (PECVD) at a substrate temperature of 270◦C using diluted silane and nitrous oxide
as reactant gases. After the gate dielectric, a stack consisting of 40 nm a-IGZO and 50
nm SiOx layers were then RF sputtered to form the thin film semiconductor channel layer
and the first passivation layer, respectively. IGZO sputtering was carried out at a chamber
pressure of 0.8 Pascal (10 vol% O2 diluted with Ar) using a ceramic target consisted of
In2O3:Ga2O3:ZnO (1:1:1 mol%). Since energetic ion bombardment during IGZO sput-
tering may damage the underlying gate dielectric surface resulting in deep interface state
creation and degradation of TFT performance [54], a low power density of 0.8 W/cm2
was chosen to deposit the IGZO layer. Surface imaging with AFM revealed that the as-
deposited films on silicon test wafers possessed a very smooth surface with minimal surface
roughness of less than two nanometers. However, since characteristics of the substrate also
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influences the roughness of the deposited IGZO film and considering that the engineered
aluminum substrates in our experiment had a RMS surface roughness of less than 10 nm, it
is expected that the RMS roughness of the IGZO films deposited on aluminum substrates
to be the same as underlying substrate. After the TFT active regions were lithographically
patterned, the SiOx layer was dry etched by Reactive Ion Etching (RIE) and then the IGZO
layer was wet etched by a diluted HCl solution. After removal of the photoresist layer, a
second passivation layer of SiOx having a thickness of 50 nm was deposited by RF sput-
tering. Then, openings in the gate pads and the source/drain contact windows were formed
using RIE. Finally, source and drain electrodes were formed by patterning a double layer of
Mo (70 nm) and AlNd (100 nm) by lift off process. The finished TFT substrates were then
annealed in N2 ambient at 300◦C for a total of two hours. TFTs having a variety of geome-
tries in terms of channel length and width were fabricated on each substrate. From each
substrate, a total of 16 dies were characterized at room temperature under dark condition
using an HP 4145A semiconductor parameter analyzer and an automated probe station.
One of the important design concepts of a-IGZO is the component ratios of metal
cations in the IGZO layer [129, 179, 180]. For example, Indium ions are considered as
the main component of band conduction minimum and are reported to have a dominant
role in increasing carrier concentration and mobility. On the other hand, Ga ions act as
carrier suppressors of the IZO conducting oxide and as the network stabilizer. Zn content
is also reported to be responsible in reduction of trap states at the interface of IGZO/SiOx
interface improving the subthreshold slope. Therefore, optimization of cation composition
is considered to be important for improving IGZO device performance. In our experiment,
component ratio of the a-IGZO layer was investigated by XPS. The depth profile analyses
are shown in Figure 7.3(a) and 7.3(b) for the as-deposited IGZO film. As it can be seen,
the composition ratios of the Ga/Zn, Ga/In and In/Zn are uniform across the depth of the
IGZO layer. Although the component ratios for metal cations in this experiment were very
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Figure 7.3: XPS depth profile of the as-deposited IGZO film (a) atomic concentrations and
(b) composition ratios
different from what reported to be optimal [179], high performance TFTs with electrical
parameters comparable to the reported TFTs with optimized IGZO layers was achieved.
7.3 Results and discussion
Figure 7.4(a) shows the transfer characteristics of a-IGZO TFTs on aluminum substrates.
Device transfer characteristics and gate leakage current were measured at VDS = 0.1 V and
VDS = 10 V for a VGS in the range of -10 to +20 V. The effective field effect mobility was
extracted from the maximum transconductance, while the threshold voltage was obtained
using the linear extrapolation method from the characteristics obtained at VDS = 0.1 V using
the following equation:
IDS =
W
L
µFECoxVDS(VGS−Vth) (7.1)
where µEF is the effective field effect mobility, Cox is the dielectric capacitance per unit
area, W is the channel width and L is the channel length.
IGZO TFTs with different channel lengths and widths were characterized using an au-
tomated probe station in dark. TFTs with channel width of 40 µm and channel length of
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Figure 7.4: (a) Transfer curve and gate current of a TFT with W40 m and length of 26 m.
(b) Output Characteristics of the same TFT
26 µm displayed field effect mobility (µEF ) as high as 15.3 cm2/V.s and average threshold
voltage (VT H) of 5.2 V. We observed that the µEF was highly dependent on the VGS which
may originate from the existence of band-tail states. As a result only a portion of total
induced charges can participate in electrical conduction and mobility is proportional to the
total induced charge concentration or gate voltage [180, 181]. The 110 nm thick PECVD
SiO2 dielectric deposited at 270◦C was effective in suppressing gate-leakage current to less
than 10−12. The low leakage current (off current) is also noteworthy since it suggests that
the TFT characteristics are not adversely affected by any metal contamination from the sub-
strate. All electrical parameters except for the subthreshold slope were comparable to what
we had previously obtained for devices on Corning glass wafers [182]. The subthreshold
slope of our IGZO TFTs on aluminum substrates was about 1 V/dec which is higher than
those we had fabricated previously on glass substrates (∼0.45 V/dec [182]). The output
characteristics of the a-IGZO TFT at different VGS values is also presented in Figure 7.4(b)
exhibiting no current crowding effect.
Since a-IGZO TFTs, in practical applications, can be exposed to high gate and drain
bias stresses when they are used as the driving transistors of AMOLEDs, we investigated
the stability of our IGZO TFTs through simultaneous gate-to-source and drain-to-source
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Figure 7.5: Evolution of normalized TFT parameters (field effect mobility, threshold volt-
age, subthreshold slope, and leakage current) under simultaneous gate and drain bias stress
(VGS =VDS = 20 V) for TFTs with channel length of 26 µm and channel width of 40 µm
bias stress experiment. Bias stress measurements were done for 15 TFTs chosen from
different dies having channel width and length of 40 µm and 26 µm, respectively. All
measurements were done in dark and at the room temperature. During the electrical stress
a voltage of 20 V was applied to the gate and drain while the source was grounded. The
stress was periodically interrupted at certain times to monitor the evolution of device char-
acteristics by measuring the device transfer characteristics.
Figure 7.5 shows the evolution of the TFTs parameters as a function of stress time
under stress condition of VGS = VDS = 20 V for up to 105 seconds. The evolution of the
TFT parameters as function of time was similar to those previously reported for IGZO
TFTs on rigid substrates [99, 101, 103, 131]. A positive shift in transfer curves indicating
a positive shift in threshold voltage was observed.
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This can be the result of localized negative charge accumulation due to electron trap-
ping at the IGZO/SiOx interface. It is reported that joule heating during the high current
stress facilitates the injection of electrons into the gate dielectric by thermionic emission
[103]. The injected electrons in the gate dielectric and also the electrons trapped at the
IGZO/dielectric interface screen the applied electric field. As a result, the threshold volt-
age increases. The slight increase in mobility has been previously attributed to band bend-
ing at the IGZO/dielectric interface caused by positive gate bias stress. Donor-like states
produced by this way act as conduction carriers and increase the mobility [99, 131].
One of the most important features of any flexible electronic system is its ability to be
bent and conform to a curved surface. However, bending induces mechanical strain to the
flexible substrate. Therefore, it is necessary to understand the effect of mechanical strain on
the electrical characteristics of thin film devices. For this reason, we investigated the effect
of tensile stress on mobility and threshold voltage of IGZO TFTs on aluminum substrates.
The bending test of IGZO TFTs on aluminum substrates was done by bending a sample
outward to fit the outer surface of cylindrical tubes with various radii. The sample was well
secured to conform to the surface of each cylinder.
The strain calculated from the relationship [183]:
strain =
substratethickness×T FT stackthickness
2×bendingradius (7.2)
The bending radius was set from 55 mm (corresponding to a strain of 0.42%) to 19 mm
(corresponding to a strain of 1.25%). The bending direction was parallel to the direction
of channel current flow. Figure 7.6 shows the evolution of TFTs field effect mobility and
threshold voltage under strain. As it is shown, the mechanical strain caused an increase in
mobility and a decrease in threshold voltage. The observed behavior is comparable to what
is reported in literature for IGZO TFTs on flexible thin glass and also plastic substrates
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Figure 7.6: (a) Characterization of IGZO TFTs under tensile stress (b) Normalized mobility
and (c) Normalized threshold voltage as a function of strain
[184–186].
The observed behavior can be explained by the fact that the tensile strain increases
atomic spacing in the semiconductor layer in the direction of applied strain. The increase in
the atomic spacing causes a reduction in the energy level splitting (∆E) of the bonding and
antibonding orbitals between atoms of the semiconductor layer. Therefore, more electrons
are excited to the antibonding states. The excited electrons contribute to the conductivity
of the semiconductor layer. As a result, the threshold voltage decreases. The increase in
mobility for TFTs under tensile stress can also be attributed to the reduced electron lattice-
interaction due to the decrease in energy spacing in the direction parallel to the current flow.
This results in a reduction in the effective mass of the charge carriers m∗ and thereby the
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Figure 7.7: (a) Fabricated NAND logic circuit with (W/L)Drive = 400µm/11µm and
(W/L)Load = 40µm/11µm (b) Input voltage and (c) Output voltage as a function of time
for circuit operation at 1 KHz
mobility increases [184–186]..
We also fabricated and tested basic digital circuits consisting of static NAND gates
based on a-IGZO TFTs. Since only NMOS TFTs can be fabricated using the IGZO ma-
terial, the fabricated NAND gates were composed of load TFTs and driver TFTs with
different W/L ratios. Figure 7 shows a picture of fabricated NAND logic circuit with
LDrive = 11µm, WDrive = 400m, LLoad = 11µm, and WLoad = 40µm and its operational
timing diagram at 1 KHz. All logic gates in our test dies such as inverters, NAND gates,
etc. were unbuffered so their maximum intrinsic operational frequency could not be ex-
perimentally measured. The parasitic capacitance associated with the pads and the probes
would limit the operation of logic gates at high frequency. The experimentally observed
functionality of digital gates, albeit at low operating frequencies due to their unbuffered
design, do point to the potential of realizing digital circuits on aluminum substrates.
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7.4 Effect of reducing the thickness of aluminum substrate
on device performance
To increase the flexibility of the finished devices, we investigated the performance of a-
IGZO TFTs fabricated on an aluminum substrate with the reduced thickness of 270µm.
Again, we adopted engineered aluminum substrates manufactured and developed by Al-
coa. Figure 7.8 shows the field-effect mobility values obtained for IGZO TFTs with a
channel length of 10 µm and channel width of 20 µm on different dies across the alu-
minum substrates. As shown, the TFTs exhibit a high fabrication yield across the substrate
resulting in an average mobility of ∼ 10cm2v−1s−1 with a standard deviation of ∼ 3.3.
We also investigated the effect of tensile and compressive strain on characteristics of
IGZO TFTs on aluminum substrates with reduced thickness. The strain test was performed
by attaching a sample to the outer (or inner) surface of cylindrical tubes of various radii to
obtain bending curvatures for the IGZO TFTs. The sample was well secured to conform to
the surface of each cylinder. In this way, a tensile (or compressive) strain was induced on
TFTs by bending them convexly (or concavely).
The bending direction was parallel to the direction of channel current flow. Figure 7.9
shows the evolution of the TFTs on-current as a function of strain and bending radius.
Under application of small to moderate tensile or compressive strains (below or around
0.5%), variations in the TFTs on-current was very small (∼ 2-7%). This demonstrates that
TFTs have good electrical stability with bending compared to the reported IGZO TFTs on
polymers substrates [171, 173, 184]. At tensile strain of 1.4%, the TFTs displayed, on
average, ∼ 12% increase in their on-current. The TFTs also exhibited, on average, ∼20%
decrease in their on-current when exposed to the compressive strain of 0.8%. In both cases,
no significant device damage was observed and all TFTs survived the strain.
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Figure 7.8: Mobility values recorded for TFTs with length of 10µm and width of 20µm on
an aluminum substrate
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Figure 7.9: Photograph of a-IGZO TFTs under (a) tensile and (b) compressive strain. Evo-
lution of on-current (A) as a function of strain and radius of curvature correspond to (c)
tensile and (d) compressive strain
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7.5 Conclusion
In summary, we investigated the effect of electrical and mechanical stress on characteristics
of a-IGZO TFTs fabricated on conformal aluminum substrates. High performance a-IGZO
TFTs, comparable to the reported IGZO TFTs on rigid substrates were obtained. IGZO
TFTs presented good stability under constant bias stress and also mechanical bending.
Functional logic circuits were also demonstrated using IGZO TFTs. Despite the scarcity
of information reported to date on the characteristics of metal-oxide TFTs on aluminum
substrates, the successful demonstration of IGZO TFTs on engineered aluminum substrates
presented in this study highlights the potential of this new pathway for flexible electronics.
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Chapter 8
Conclusions and Future Work
8.1 Conclusions
In this dissertation, bottom-gate inverted staggered and top-gate self-aligned a-IGZO TFTs
made by RF magnetron sputtering have been investigated. The highest temperature used in
the fabrication process was ∼ 300◦C. This low thermal budget is suitable for fabrication of
a-IGZO TFTs on large area glass or flexible substrates. The electrical properties of a-IGZO
TFTs were evaluated using the transconduction and Y-function methods. Compared to a-
Si:H TFTs, a-IGZO TFTs exhibit a high field-effect mobility of∼ 10-15 cm2/V.s, excellent
switching capability with sub threshold slope of ∼ 450 mV/decade and average off current
of ∼ 10−13. These properties make a-IGZO TFTs an excellent candidate for use in diverse
display applications such as large area HD TVs.
A fully analytical surface-potential-based drain current model for a-IGZO TFTs was
developed based on a Gaussian distribution of subgap states, with the central energy fixed
at the conduction band edge, which was approximated by two exponential distributions.
This model included both drift and diffusion components to describe the drain current in
all regions of operation. Using an empirical mobility relationship that depended on both
horizontal and vertical electric field, it was demonstrated that the model was able to de-
scribe accurately the experimental transfer and output characteristics, making the model
suitable for the design of circuits using a-IGZO TFTs.
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The instability of a-IGZO TFTs was also investigated under high drain current stress
by applying bias voltages to both gate and drain electrodes. A positive threshold voltage
shift was observed which was reversible towards the pre-stressed state, when the stressed
device was unbiased in dark at room temperature. This instability behavior was investigated
by low frequency noise measurements. The noise results before and after stress provided
evidence that donor-like traps were present, located within the gate oxide near the IGZO-
gate insulator interface. The overall results were consistent with instability mechanism
involving electron trapping in existing donor-like shallow trap states within the gate oxide
near the interface.
The effect of engineering the surface of a glass substrate on the performance and reli-
ability of bottom-gate a-IGZO TFTs was investigated by comparing the characteristics of
TFTs fabricated on treated glass substrates to those on untreated ones. It was found that a
glass engineered surface significantly enhanced the TFT characteristics as evident by the
higher mobility, lower threshold voltage and improved reliability of TFTs on treated glass
substrates. These effects were evident across a variety of TFT geometries. Furthermore,
the observed results were reproducible in two separate fabrication experiments. This com-
prehensive study highlights the impact of the engineered glass surface on performance and
reliability of metal oxide TFTs.
The effect of post-annealing treatments on a-IGZO TFT performance were investigated.
It was also shown that the post-fabrication annealing greatly enhanced the yield of long-
channel TFTs. The channel-length dependency of IGZO TFT characteristics induced by
the source-drain metal contacts was also studied. It was of great interest to note that the
diffusion of the source-drain metal into IGZO semiconductor played an important role on
the electrical properties of IGZO TFTs.
Finally, the characteristics of a-IGZO TFTs and circuits fabricated on conformable alu-
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minum substrates was also investigated. TFTs with an average field-effect mobility of ∼
10 cm2V−1S−1, subthreshold swing of ∼ 0.5 V/dec and on-to-off current ratio of > 108
were demonstrated at zero strain. The effects of electrical and mechanical stress on the per-
formance of a-IGZO TFTs was also studied. To evaluate the performance of a-IGZO TFTs
under electrical stress, a high gate and drain bias (VG = VD = 20 V, source grounded) was
applied to the TFTs for a long duration of time while their electrical characteristics were
monitored. A positive shift in the threshold voltage and a decrease in the on-current were
observed as the result of the high-current stress. The performance of IGZO TFTs under
mechanical stress was also investigated by characterizing the TFTs while they were bent
to different tensile and compressive bending radii. The results showed that IGZO TFTs
could undergo a tensile strain up to 1.4% and a compressive strain up to 0.8% and remain
normally functional. The successful demonstration of IGZO TFTs on aluminum substrates
presented in this study points to the promise of aluminum substrates for the use in future
flexible display and electronics applications.
8.2 Recommendations for future work
Two directions are suggested for future a-IGZO TFT research:
1. Optimization of a-IGZO TFT structure
The development of a novel passivation structure is necessary. Such passivation
should be able to protect a thin a-IGZO layer against any damage from the environ-
ment or the processing steps. In this regard, an optimized TEOS oxide passivation
might be a suitable option. It is also crucial that the developed passivation process to
be industrially friendly so that it can be incorporated into future TFT technology. Be-
side, optimization of the gate insulator should also be explored in order to reduce the
defects in the dielectric or near the dielectric/a-IGZO interface and thereby improve
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the stability of the a-IGZO TFTs. It is also important to investigate new process-
ing conditions for depositing the a-IGZO layer in order to improve the filed-effect
mobility of a-IGZO TFTs.
2. a-IGZO TFT based AMOLED on engineered conformable aluminum substrates
Aluminum is a suitable alternate choice as a substrate for flexible electronics over
both plastics and other metals because of its low density, high strength, low cost, ease
of recycling, and high corrosion resistance. In this work, we successfully demon-
strated a-IGZO TFTs and circuits with high performance and stability on engineered
aluminum substrates. Based on the promising results obtained in this work, it is
suggested that demonstration of a top-emission AMOLED on a flexible aluminum
substrate is pursued. This requires a robust process to be developed and a high qual-
ity dielectric can be deposited at a low enough temperature. Novel processes for
aluminum substrate thermal stabilization such as heat treatments or pre-anneal pro-
cesses should also be incorporated. Such efforts would open up a new route to high
throughput manufacturing of flexible displays.
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